![Pioneer CDJ 1000MK3 - Professional CD/MP3 Turntable Service Manual Download Page 102](http://html.mh-extra.com/html/pioneer/cdj-1000mk3-professional-cd-mp3-turntable/cdj-1000mk3-professional-cd-mp3-turntable_service-manual_327934102.webp)
CDJ-1000MK3
102
1
2
3
4
1
2
3
4
C
D
F
A
B
E
No.
Pin Name
Signal Name
I/O
Pin Function
146 CAP1
−
−
External capacitor pin for PLL1
147 Vss-PLL1
GND
−
Ground for PLL1
148 Vss-PLL2
GND
−
Ground for PLL2
149 CAP2
N.C.
−
External capacitor pin for PLL2 (Not used)
150 Vcc-PLL2
V+1R8
−
Power supply for PLL2
151 AUDCK
AUDCK
−
For development
152 Vss
GND
−
Ground
153 Vss
GND
−
Ground
154 Vcc
V+1R8
−
Power supply for core (1.8V)
155 XTAL
N.C.
−
Not used
156 EXTAL
GND
−
Connect to ground
157 STATUS0
TI PCMACK
O
TI DSP output data acknowledge
158 STATUS1
TI BSACK
O
TI DSP input data acknowledge
159 TCLK
FPGA_XPRG
O
PRG signal for FPGA configuration
160 IREQOUT
N.C.
−
Not used
161 VssQ
GND
−
Ground
162 CKIO
SH_66M
I
Clock input (65.975MHz)
163 VccQ
V+3R3
−
Power supply for I/O (3.3V)
164 TxDO
CONFDAT/DASSO
O
FPGA configuration/serial data output for DAC
165 SCKO
CONFIG_CLK/DASCK
O
FPGA configuration/serial clock output for DAC
166 TxD1
N.C.
−
Not used
167 SCK1
N.C.
−
Not used
168 TxD2
TXD2
O
TXD signal for production
169 SCK2
N.C.
−
Not used
170 RTS2
N.C.
−
Not used
171 RxDO
−
−
Not used
172 RxD1
−
−
Not used
173 Vss
GND
−
Ground
174 RxD2
RxD2
I
RXD signal for production
175 Vcc
V+1R8
−
Power supply for core (1.8V)
176 CTS2
CTS2
I
Not used
177 MCS7
CONT0
O
Control signal output
178 MCS6
DMA RST
O
FPGA reset output (reset with H)
179 MCS5
CONT1
I
Control signal input
180 MCS4
CONT2
I
Control signal input
181 VssQ
GND
−
Ground
182 WACKUP
CARD RST
O
TE4300 reset output (reset with H)
183 VccQ
V+3R3
−
Power supply for I/O (3.3V)
184 RESETOUT
GSL RST
O
ATA reset output (reset with H)
185 MCS3
MCS3
−
Not used
186 MCS2
CARD XINT
I
TE4300 interrupt input
187 MCS1
ATAIRQ
I
FPGA interrupt input
188 MCS0
MCS0
−
Not used
189 DRAK0
N.C.
−
Not used
190 DRAK1
N.C.
−
Not used
191 DREQ0
XDREQ0
I
DMA request 0 (FPGA)
192 DREQ1
XDREQ1
−
Not used (connect to FPGA)
193 RESETTP
RSTCPU
I
Reset input
194 CA
CA
I
Chip active (pull up with 3.3V)
195 MD3
SHMD3
I
Clock mode setting (pull down)
Summary of Contents for CDJ 1000MK3 - Professional CD/MP3 Turntable
Page 7: ...CDJ 1000MK3 7 5 6 7 8 5 6 7 8 C D F A B E ...
Page 25: ...CDJ 1000MK3 25 5 6 7 8 5 6 7 8 C D F A B E A 1 4 A 2 4 3 4 4 4 ...
Page 33: ...CDJ 1000MK3 33 5 6 7 8 5 6 7 8 C D F A B E E CN401 A 3 4 SDCB ASSY DWX2558 E ...
Page 37: ...CDJ 1000MK3 37 5 6 7 8 5 6 7 8 C D F A B E G 52 51 49 50 ...
Page 39: ...CDJ 1000MK3 39 5 6 7 8 5 6 7 8 C D F A B E I H J1004 RSWB ASSY DWS1368 I G ...
Page 43: ...CDJ 1000MK3 43 5 6 7 8 5 6 7 8 C D F A B E M CN201 CN601 CN301 CN1503 F CN1507 F CN1505 F ...