
10.
Circuit Diagrams and PWB Layouts
SSB 313912364812: Flash, EJTAG & Display Interface
1
8
970_555_10060
8
.ep
s
10060
8
Fl
as
h & EJTAG & Di
s
pl
a
y Interf
a
ce
B04C
B04C
2010-05-12
2
2010-01-22
1
3
1
3
9 12
3
64
8
12
PCB
S
B
SS
B
BR-M-100 DIGITAL
B
R
WP
VCC
V
SS
IO
NC
0
1
2
3
4
5
6
7
CLE
ALE
CE
RE
WE
S
UB
ER
GND
VOUT
VDD
EV
SS
JTM
S
JTDI
JTDO
JTCK
JTR
S
T
ORE
S
ET
TN_0
TP_0
TN_1
TP_1
TN_2
TP_2
TN_HDMI
TP_HDMI
TN_VGA
TP_VGA
TN_PLLG
TP_PLLG
POCE
PDD
PDD
ONDA
ONDD
ONDCE
10
11
12
1
3
14
15
ONDOE
0
1
0
1
2
3
4
5
6
7
8
9
10
11
12
1
3
8
9
3
4
5
6
7
0
1
POOE
0
1
POWE
PALE
PCLE
PARB
2
GPIO
GPIO
14
15
16
17
1
8
19
20
21
22
2
3
24
25
26
1
3
0
1
2
3
4
5
6
7
8
9
10
11
12
1
2
CLK
CMD
0
1
2
3
U0RX
U0TX
U2RX
U2TX
U2CT
S
U2RT
S
D
S
DIO
OPWM
OIRI
O
S
DA0
O
S
CL0
O
S
DA1
O
S
CL1
O
S
DA2
O
S
CL2
0
AO
BO
AE
BE
3
N
4P
4N
CKP
CKN
0P
0N
1P
1N
2P
2N
3
P
3
N
4P
4N
CKP
CKN
0P
0N
1P
1N
2P
2N
3
P
4N
CKP
CKN
0P
0N
1P
1N
2P
2N
3
P
3
N
4P
4N
CKP
CKN
TP_VPLL
TN_VPLL
0P
0N
1P
1N
2P
2N
3
P
3
N
4P
S
CL
ADR
0
1
2
S
DA
WC
1
I622 E11
I62
3
E11
I624 E1
3
I625 F14
I626 F14
I627 F15
I62
8
D16
1
F627 I5
F62
8
I7
F629 J7
F6
3
0 H15
F6
3
1 L9
7400-2 D12
F6
38
G7
F6
3
9 G7
I600 B4
I601 B4
I602 B4
I60
3
C4
1
F6
3
2 B2
F6
33
B2
F6
3
5 F5
F6
3
6 K
8
FT MODE
ONDA[ 2 ]
0
Norm
a
l mode
PDWNC Norm
a
l
1
F60
3
C5
F612 D7
F61
3
D6
F614 E7
F615 E6
I6
3
0 I14
I6
3
1 J7
I6
3
2 K6
I6
33
L6
I629 H16
I6
3
5 L
8
I6
3
6 K7
I6
3
7 J4
I6
38
K4
I6
3
9 K
3
I640 K2
1
XTAL 4
8
MHZ
1
0
0
TRAP
3
0
7400-
3
F4
7400-6 A14
7400-
8
B4
7600 E6
7601 F
8
7602 G6
I604 C4
I605 C4
I606 C4
I607 B
8
1
I614 F
3
I615 H5
I616 G6
I617 G7
I620 F
8
I621 F
8
1
0
0
1
1
1
PCLE(0)
1
0
46
3
0 J7
46
3
1 K7
46
3
2 J11
560
3
D
8
F616 E6
F617 E6
F61
8
F5
F619 F5
I6
3
4 L6
F621 F
3
F622 G
3
F62
3
G2
F624 H5
F625 H4
F626 I4
1
0
NORMAL
FOR DEBUGGING
FRONT CONTROL
PANEL
OPWM2 (0)
L
a
rge NAND Boot (1G
b
it)
XTAL 60MHZ
OPWM1 (0)
3
6
8
6 J10
3
6
8
7 L7
3
6
88
J4
3
6
8
9 J4
3
690 J
3
3
691 K2
760
3
D16
7604 H16
7605 D7
7606 L
8
I61
3
E6
760
8
-1 K4
760
8
-2 K
3
7609 J5
F600 B4
F601 B6
F602 B6
NAND Boot
0
S
DM
OLT Mode
OLT TE
S
T MODE
3
671 H16
3
672 H15
3
67
3
F15
3
674 G14
3
675 G14
5604 D14
5605 K7
5606 K7
5607 K7
F620 F5
6601 I4
6602 H15
660
3
H16
6604 H6
6605 K6
7400-1 H1
3
0
ONLY
TRAP1
UART (
S
ERVICE)
PALE(0)
1
3
617 D5
3
654 F
8
3
655 F9
3
656 I
8
3
657 I9
3
65
8
I9
3
659 G9
3
692 K2
3
69
3
K
3
4620 H12
4621 F5
7607 K7
4624 J5
4625 J6
4626 J6
4627 J6
462
8
J6
4629 J7
0
0
0
3
6
3
7 H
3
3
6
38
H
3
3
6
3
9 I
3
3
640 G4
3
641 G4
3
642 G5
3
676 E15
3
677 E15
3
67
8
E15
3
679 D11
6600 I
3
3
6
8
0-2 G10
3
6
8
0-
3
G10
3
6
8
0-4 G10
3
6
8
2 K6
3
6
8
4 L7
3
6
8
5 L6
0
FOR DEBUGGING
S
eri
a
l Boot
0
TP0
3
609 C5
3
610 C6
3
616 D5
14
3
61
8
D5
3
619 D6
3
620 D6
3
621 D6
3
622 D6
3
62
3
D7
3
660 G10
3
661 E11
3
662 E11
3
66
3
E11
462
3
J5
3
665 I7
3
666 I7
3
667 I6
3
66
8
J6
3
669 H14
3
670 H14
0
1
RE
S
261
3
G7
2614 G5
2615 H15
2616 H16
2617 H16
261
8
D15
3
64
3
G5
3
644 F5
3
645 H5
3
646 G6
3
6
8
0-1 G10
3
64
8
G7
3
649 G7
3
650 F7
3
651 F7
3
652 F7
3
65
3
G7
CPU model mode
ICE mode
0
1
3
10
15
16
17
A
B
C
3
624 D
8
3
625 E6
3
626 E6
3
627 E5
3
664 H11
3
629 E4
3
6
3
2 F2
3
6
33
G2
3
6
3
4 G2
3
6
3
5 G2
3
6
3
6 H
3
TRAP0
ONLY
RE
S
0
0
XTAL 27MHZ
1
0
2619 D15
2620 L6
2621 K
3
3
600 B
3
3
647 H6
3
60
3
B
3
3
604 B
3
3
605 B
3
3
606 A7
3
607 A7
3
60
8
B7
0
OneNAND Boot
TN0
9
F
11
12
1
3
14
15
16
D
E
F
G
3
62
8
E5
I
J
K
L
A
B
TRAP4
260
8
B7
2609 D
8
2610 E6
2611 E7
2612 F9
2
1
S
CAN mode
1
PDWNC
S
CAN
3
601 B
3
11
12
TRAP2
ONDA[ 1 ]
PWM DIMMING
ONDA[ 0 ]
C
D
E
0
TE
S
T MODE
0
G
H
I
J
K
L
17
H
5
6
7
8
9
10
160
3
H6
1604 I4
1605 I
8
2607 B7
1
2
3
4
1600 H
8
1601 I4
XTAL 54MHZ
1
OPCTRL
8
(0)
3
4
5
6
7
8
I606
BA
S3
16
6604
261
3
2
u
2
+
3
V
3
_
S
W
I622
3
607
4K7
100R
3
605
4K7
3
6
3
7
F617
I6
38
I6
3
7
I6
3
9
I640
1
3
3
6
1
8
19
+
3
V
3
_
S
W
3
4
5
6
10
11
14
8
7
12
3
7
33
3
4
3
5
38
3
9
40
45
46
47
4
8
20
21
22
2
3
24
25
26
27
2
8
2
29
3
0
3
1
3
2
41
42
4
3
44
1
15
1G
[FLA
S
H]
Φ
NAND01GW
3
B2CN
760
3
17
9
16
RE
S
3
69
3
10K
3
6
3
5
4K7
33
0R
3
677
F6
3
0
M
S
J-0
3
5-29D PPO
2
1
3
3
617
160
3
4K7
F61
8
+12VDI
S
P
2620
1
u
0
2611
10p
F601
F615
F616
3
650
4K7
F619
3
649
4K7
4K7
3
665
I604
+
3
V
3
_
S
W
+
3
V
3
_
S
W
RE
S
RE
S
46
3
1
3
627
1R0
3
671
100K
RE
S
2615
100n
3
672
1K0
F6
38
RE
S
F6
3
9
3
642
4K7
33
R
3
6
3
9
3
654
RE
S
+
3
V
3
_
S
W
1K0
F614
3
600
10K
3
65
3
1R0
RE
S
I607
+
3
V
3
_
S
W
AC6
AG9
AK26
AG14
C27
D26
AK27
AF27
K6
AB7
AF9
AJ26
AF14
AE27
L6
Φ
MI
S
C_JTAG
MT5
3
92RHMJ
7400-1
AF
8
B27
C26
A27
4K7
3
651
I614
3
629
1R0
Φ
1
3
2
5
4
+
3
V
3S
TBY
BD45292G
7604
+
3
V
3S
TBY
+
3
V
3
-
S
TANDBY
I626
BC
8
47BW
7600
3
610
4K7
3
606
4K7
3
6
33
100R
4K7
3
6
8
6
4K7
3
6
3
4
3
669
4K7
F624
I6
3
6
I6
3
2
+
3
V
3
_
S
W
F627
I60
3
I624
+VDI
S
P-INT
1604
BZX
38
4-C6V
8
6605
F626
660
3
BA
S3
16
RE
S
4629
RE
S
46
3
0
F612
6602
BA
S3
16
10K
3
652
RE
S
3
6
8
0-2
1
0K
4K7
3
66
3
I600
+
3
V
3
_
S
W
3
61
8
3
644
22R
E14
10K
B11
A1
3
C10
A11
C1
3
A10
C11
B12
E10
B10
B9
E11
F12
E12
E1
3
D10
D1
3
F1
3
C4
C12
A
3
B1
3
D
8
B5
B6
A
8
B
8
C9
C
8
C6
B
3
D11
Φ
A5
C7
A7
F10
A4
B4
B7
FLA
S
H_IF
MT5
3
92RHMJ
7400-2
BZX
38
4-C6V
8
+
3
V
3
_
S
W
6600
+
3
V
3
_
S
W
2619
100n
3
6
3
2
100R
1601
+
3
V
3
_
S
W
4
1
2
3
S
I4
83
5DDY
5
6
7
8
7607
3
620
10K
10K
3
6
8
0-
3
F600
RE
S
3
675
4
K7
3
67
3
4K7
+
3
V
3
_
S
W
I617
3
662
4K7
+
3
V
3
_
S
W
+
3
V
3
+
3
V
3
_
S
W
3
601
10K
3
62
3
33
R
I602
47K
3
6
8
2
4K7
3
674
I629
4620
47R
3
6
8
5
RE
S
462
3
3
0R
560
3
F61
3
100R
I6
3
4
3
609
100R
3
66
8
46
3
2
D2
8
E2
8
H29
AH2
G29
AH1
E29
F29
F
3
0
F2
8
AJ1
AJ2
G
3
0
H2
8
A2
8
AF7
B2
8
A29
B29
D
3
0
7400-
8
AH5
AG6
G2
8
D29
E27
AH
3
AK2
Φ
GPIO
MT5
3
92RHMJ
F625
3
4
5
6
1605
BM04B-PA
SS
-TFT
RE
S
1
2
3
646
6
8
0R
F62
3
10K
3
6
8
0-4
100R
3
645
3
626
22R
BZX
38
4-C6V
8
6601
I615
100n
260
8
+
3
V
3
_
S
W
10K
3
660
4K7
RE
S
3
64
3
+
3
V
3
_
S
W
F60
3
3
616
4
K7
+
3
V
3
_
S
W
3
604
100R
I61
3
F7
E9
D6
E7
AJ1
3
AK1
3
H27
G27
H26
G26
AJ11
K27
C5
J29
K29
AK10
J
3
0
K
3
0
AJ10
F
8
D7
7400-
3
MT5
3
92RHMJ
S
PIO_UART_IIC
Φ
AK11
4
u
7
I6
33
2616
3
676
4K7
+
3
V
3S
TBY
15K
3
690
10K
3
657
3
65
8
10K
RE
S
7606
PDTC114ET
+
3
V
3
_
S
W
I601
I621
F6
3
1
+
3
V
3
_
S
W
3
619
10K
3
659
1K0
10K
3
67
8
I625
I6
3
1
22R
3
625
100n
3
0R
5606
261
8
5605
3
0R
5604
220R
3
666
4K7
I62
8
4621
47K
3
6
8
7
BC
8
57BW
7609
1
3
2
F6
3
6
I6
3
0
RE
S
4625
10p
2610
7601
BC
8
47BW
RE
S
1
3
2
3
624
4K7
RE
S
1R0
3
62
8
I62
3
3
60
8
1K0
F6
33
RE
S
F6
3
2
4
u
7
2617
3
6
88
10K
10K
3
6
8
9
1K0
RE
S
3
655
3
664
33
R
3
6
8
0-1
1
0K
+
3
V
3
_
S
W
4K7
3
670
+5V_
S
W
I616
F622
F6
3
5
+
3
V
3
_
S
W
3
6
38
33
R
1R0
3
640
1R0
3
641
10K
3
60
3
RE
S
4K7
3
661
F602
2609
100n
F621
462
8
RE
S
4624
1K0
3
691
2607
100n
3
4
5
6
7
8
9
12
1
3
RE
S
1
10
11
2
1600
BM11B-
S
R
SS
-TBT
760
8
-2
BC
8
47B
S
5
3
4
10K
3
656
3
692
1K0
BC
8
47BW
7602
I620
4627
I6
3
5
4626
2614
47p
3
64
8
1R0
RE
S
5607
3
0R
F620
4K7
3
679
2621
220n
F62
8
F629
100R
3
667
D22
C22
D24
C24
D25
C25
D2
3
C2
3
B20
A20
A2
3
B25
A25
B26
A26
B24
A24
D20
C20
D21
C21
D1
8
C1
8
D19
C19
D17
C17
B21
A21
B22
A22
B2
3
B19
A19
B17
A17
D14
C14
D15
C15
D16
C16
Φ
LVD
S
MT5
3
92RHMJ
7400-6
B14
A14
B15
A15
B16
A16
B1
8
A1
8
1
u
0
2612
RE
S
I605
3
622
10K
47K
3
6
8
4
I627
RE
S
3
6
3
6
4K7
+
3
V
3S
TBY
10K
8
4
7
3
621
(
8
K ×
8
)
Φ
EEPROM
7605
1
2
3
6
5
1
M24C64-RDW
760
8
-1
BC
8
47B
S
2
6
RE
S
1K0
3
647
BYPA
SS
BYPA
SS
LAMP-ON-A
LCD-PWR-ONn_A
CTRL-DI
S
P
PX
3
E-
LCD-PWR-ONn_A
PX4CLK-
PX2A+
PX4C-
S
DA-MAIN
PX4B+
PX4B-
PX4C+
PX4D+
PX4D-
PX4E+
PX4E-
PX2E+
PX2E-
PX2CLK-
PX4A+
PX4A-
PX2B+
PX2B-
PX2C+
PX2C-
PX2D+
PX2D-
PX
3
D-
PX
3
E+
PX
3
CLK+
PX
3
CLK-
PX1A+
PX
3
C-
PX2A-
PX
3
A+
PX
3
A-
PX
3
B+
PX
3
B-
PX
3
C+
PX
3
D+
PX1D+
PX1D-
PX1E+
PX1E-
PX1CLK-
PX1A-
PX1B+
PX1B-
PX1C+
PX1C-
DDC-
S
CL
S
CL-MAIN
RC1
RC2
HDMI_RE
S
ET
DRX-5V
UART_TX
UART_RX
DC_PROT
ORE
S
ET
UART_TX
UART_RX
U
S
B_OC
DDC-
S
DA
HP_DET
PWM-DIMMING
BACKLIGHT-BOO
S
T-A
U
S
B_PWE
DEMOD_RE
S
ET
AMBI_
S
DA
AMBI_
S
CL
GAIN_
S
W
RF_
S
W
PB
S
_
S
PI_DI
BOO
S
T_CONTROL
BACKLIGHT_CONTROL
EDID_WC
RC
PB
S
_
S
PI_CLK
HP_DETECT
DDC_RE
S
ET
LCD-PWR-ONn_A
S
DA-MAIN
S
CL-MAIN
S
Y
S
_EEPROM_WE
JTCK
JTR
S
T
JTDO
JTR
S
T
JTDI
JTM
S
JTCK
JTDI
NAND_PDD(
3
)
NAND_PDD(4)
NAND_PDD(5)
NAND_PDD(6)
NAND_PDD(7)
JTDO
JTM
S
NAND_POOE
NAND_PDD(0)
NAND_PDD(1)
NAND_POWE
NAND_PALE
NAND_PCLE
NAND_PARB
NAND_PDD(2)
NAND_PCLE
NAND_PALE
NAND_POWE
NAND_POCE
NAND_PARB
NAND_PDD(0)
NAND_PDD(1)
NAND_PDD(2)
NAND_PDD(
3
)
NAND_PDD(4)
NAND_PDD(5)
NAND_PDD(6)
NAND_PDD(7)
NAND_POOE
NAND_POCE