background image

9

Switches S1 and S2:  Gapped Clock

Switches S1 and S2 allow the Model 2042MT-MC to generate a

HSSI gapped clock.  Gapped clocking is a method of flow control in
which data flow is interrupted by an idle (gapped) clock signal.  In this
mode, the Model 2042MT-MC will gap the ST clock to the HSSI DTE
whenever the RS-530 CTS signal is de-asserted.  In the ‘No Gapped
Clock’ setting, the RS-530 clock passes through with only a level
change.

S1

S2

Description

Off

Off

Not a Valid Setting

Off

On

Gapped Clock

On

Off

No Gapped Clock

On

On

Not a Valid Setting 

Switches S3 and S4:  Synchronization Method

Switches S3 and S4 allow the Model 2042MT-MC to compensate

for timing delays when transmitting HSSI data at high speeds (greater
than 2.5 Mbps).  At high bit rates, set Switch S3 On and Switch S4 Off.
In this setting, the HSSI SD signal will be synchronized to the SD tim-
ing signal before conversion to RS-530.  At lower bit rates (less than
2.5 Mbps), set Switch S3 Off and S4 On.  In this setting, the RS-530
data bypasses the synchronization circuit and is passed straight
through to the HSSI DTE.

S3

S4

Description

Off

Off

Not a Valid Setting

Off

On

Data Skips Sync Circuit

On

Off

Data passes through sync circuit.

Off

Off

Not a Valid Setting 

2042MT-MC DIP SWITCH SUMMARY TABLE

Position

Function

Factory Default

S1

Gapped Clock

On

S2

Gapped Clock

Off

S3

Sync Method

Off

S4

Sync Method

On

}

}

No Gapped

Clock

Bypass

Sync Circuit

10

4.0  INSTALLATION

The Model 2042 is designed to connect RS-530  devices to

devices which employ the HSSI interface standard.  This section
describes how to install the units.

4.1  2042MC-MT CONNECTION 

The Model 2042MC-MT is designed  to connect an RS-530 DTE

device to an HSSI DCE device.  In this application, the DB-25 (RS-
530) and HD-50  (HSSI) male  connectors of  the Model 2042MC-MT
may connect directly to their respective equipment ports, or they may
connect via a short “straight-through” cable (See Appendix C for
Interface Pin Assignments).  Figure 7 below illustrates the proper con-
nection of the Model 2042MC-MT.

4.2  2042MT-MC CONNECTION

The Model 2042MT-MC is designed  to connect an RS-530 DCE

device to an HSSI DTE device.  In this application, the DB-25 (RS-530)
and HD-50  (HSSI) male  connectors of  the Model 2042MT-MC may
connect directly to their respective equipment ports, or they may con-
nect via a short “straight-through” cable (See Appendix C for Interface
Pin Assignments).  Figure 8 below illustrates the proper connection of
the Model 2042MT-MC.  

Figure 7. A Common RS-530 DTE to HSSI DCE Installation 

Figure 8.   A Common HSSI DTE to RS-530 DCE Installation 

Router with HSSI

Interface

(DTE)

T1/T3 DSU with

RS-530 Interface

(DCE)

Model 2042MT-MC

Model 2042MC-MT

T1/E1 CSU/DSU with

HSSI Interface

(DCE)

T1/E1 Router with

RS-53 Interface

(DTE)

Summary of Contents for 2042 Series

Page 1: ...e Converter SALES OFFICE 301 975 1000 TECHNICAL SUPPORT 301 975 1007 http www patton com Part 07M2042 UM Doc 07722U2 001 Rev D Revised 10 25 06 C E R T I F I E D An ISO 9001 Certified Company Copyrigh...

Page 2: ...es expressed or implied and the installation or use of this product shall be deemed an acceptance of these terms by the user 1 1 RADIO AND TV INTERFERENCE The Model 2042 generates and uses radio frequ...

Page 3: ...ts synchronous data rates up to 10Mbps Transparent to synchronous protocol DB 25 and HD 50 connectors with integral 6 foot 1 8m cable Two versions available Model 2042MC MT Connects RS 530 DTE to HSSI...

Page 4: ...ew Driver to Open the Model 2042 Case Figure 2 Using a Small Screw Driver to Open the Model 2042 Case 6 3 1 CONFIGURATION SWITCHES MODEL 2042MC MT The Model 2042MC MT has miniature DIP switches that y...

Page 5: ...Off Not a Valid Setting Off On Data Skips Sync Circuit On Off Data passes through sync circuit On On Not a Valid Setting 2042MC MT DIP SWITCH SUMMARY TABLE Position Function Factory Default S1 Clock S...

Page 6: ...Function Factory Default S1 Gapped Clock On S2 Gapped Clock Off S3 Sync Method Off S4 Sync Method On No Gapped Clock Bypass Sync Circuit 10 4 0 INSTALLATION The Model 2042 is designed to connect RS 53...

Page 7: ...w shows the positions of the LEDs Following Figure 9 is a description of each LED Status Glows green to indicate that both DTR from the DTE device and DSR from the DCE device are active This LED will...

Page 8: ...imply converts and passes the data through the communication link The DCEs must be configured to perform to the appropriate loopback diagnostic 13 5 2 1 Local Loopback LL The Local Loopback LL test ch...

Page 9: ...IEC CE emissions Power Unit will require an external desk top power supply Temperature Range 0 to 50 C 32 122 F Humidity 5 to 95 non condensing Size 3 0 L x 1 8 W x 0 8 H 7 6 X 4 4 X 1 9 CM Approval...

Page 10: ...eserved for Future Use 39 43 Reserved for Future Use 19 Reserved for Future Use 44 Reserved for Future Use 20 23 Reserved for Future Use 45 48 Reserved for Future Use 24 TM Test Mode Indication A 49 T...

Page 11: ...19 20 APPENDIX D PATTON ELECTRONICS MODEL 2042MT MC BLOCK DIAGRAM APPENDIX E PATTON ELECTRONICS MODEL 2042MC MT BLOCK DIAGRAM...

Page 12: ...__________________________________________ ________________________________________________________ 21 NOTES ________________________________________________________ __________________________________...

Reviews: