http://cxema.ru
7.2.3 Memory Interface
The memory interface allows the 32 bit CPU to access 16 and 8 bit devices, and allows the addition of wait states
to memory access. The memory interface allows between 0 and 7 wait states to be added. The ROM area is
hardware write protected, a FLASH write enable bit in the ROM wait state configuration register can be used to
enable write access the ROM area.
CPU Memory MAP
Device Name
Start address
Size
Use
Bus width
ROM
0000:0000
2M
FLASH 1M bytes
16 bits
RAM
0020:0000
2M
RAM 256k bytes
8 bits
BUS CNTRL
0040:0000
1M
wait state registers
16 bits
API RAM
0050:0000
8k
CPU/DSP shared ram
16 bits
TPU RAM
0050:0000
8k
GSM timer Microcode RAM
16 bits
APIC
0050:4000
1k
CPU/DSP interface controller
16 bits
SIM
0050:4800
1k
SIM interface
16 bits
TSP
0050:4C00
1k
Timed Serial port
16 bits
INTH
0050:5000
1k
Interrupt controller
16 bits
TPU REG
0050:5400
1k
GSM timer registers
16 bits
CLKM
0050:5800
1k
Clock control module
16 bits
TIMER
0050:5C00
1k
software timers
16 bit
APIF
0050:6000
1k
ARM peripheral interface
16 bit
UWIRE
0050:6400
1k
Synchronous Serial port
16 bit
ARMIO
0050:6800
1k
Keypad, buzzer, LCD & I/O
8 bit
8251
0050:6C00
1k
UART
8 bit
CS2
0060:0000
2M
LCD driver
8 bit
nCS0
0080:0000
2M
Extended I/O
8 bit
nCS1
00A0:0000
2M
not used
—
Issue 1
Section 7
MCUK980101G8
Revision 0
7 - 2
Technical Guide
GEMINI