GENERAL FEATURES
__________________________________
only perform to the fast cache memory and only a
fraction of dirty write data get to put back to DRAM. The
low DRAM utilisation means the availability of DRAM to
other bus master has been improved. In an EISA system,
where more than one bus master device are often
installed, the write-back cache design can improve the
overall system performance.
Summary of Contents for DRAGON EISA 486
Page 1: ...DRAGON EISA 486 ...
Page 28: ...GENERAL FEATURES __________________________________ THIS PAGE IS INTENTIONALLY LEFT BLANK ...
Page 38: ...CONFIGURING THE SYSTEM __________________________________ 6 5 Vdc ...
Page 60: ...TECHNICAL INFORMATION __________________________________ ...
Page 73: ...SYSTEM BIOS __________________________________ ...
Page 81: ...SYSTEM BIOS __________________________________ ...
Page 91: ...SYSTEM BIOS __________________________________ 3 ADVANCE CHIPSET SETUP ...
Page 101: ...SYSTEM BIOS __________________________________ ...
Page 106: ...SYSTEM BIOS __________________________________ ...
Page 109: ...SYSTEM BIOS __________________________________ ...
Page 110: ...SYSTEM BIOS __________________________________ THIS PAGE IS INTENTIONALLY LEFT BLANK ...
Page 116: ...EISA CONFIGURATION __________________________________ ...
Page 119: ...EISA CONFIGURATION __________________________________ ...
Page 124: ...EISA CONFIGURATION __________________________________ ...
Page 132: ...EISA CONFIGURATION __________________________________ THIS PAGE IS INTENTIONALLY LEFT BLANK ...
Page 137: ...Appendix E System Board Layout _______________________________ ...