background image

 
 

 
 
 

 

NXP Semiconductors 

JN-RM-2079 

 

QN9090 module development reference manual 

JN-RM-2079 

All information provided in this document is subject to legal disclaimers. 

© NXP Semiconductors N.V. 2020. All rights reserved. 

Reference manual 

Rev. 1.0 

— 17 Jan 2020 

8 of 31 

 
 

The QN9090-001-M10 and QN9090-001-M13 (OM15069) modules are built on a 
standard 4

–layer printed circuit board (PCB) with the individual layers organized as 

shown in Fig 4. 

 

 

Fig 4.  PCB stack-up 

 

Note

: The NXP PCB layouts assume use of the layers defined above. If a different PCB 

stack-up is used, then NXP does not guarantee performance. 

NXP strongly recommends the use of the above stack-up. 

 

As shown in Fig 4, regarding transmission lines, it is important to copy not just the 
physical layout ofthe circuit, but also the PCB stack-up. Any small change in the 
thickness of the dielectric substrate under  the transmission line will have a significant 
change in impedance; all this information can be found on  the fabrication notes for 
each board design. As an illustration, consider a 50-ohm microstrip trace that is 18-mils 
wide over 10 mils of FR4. If that thickness of FR4 is changed from 10 to 6 mils, the 
impedance will  only be about 36 ohms. 

In any case the width of the RF lines must be re-calculated according to the PCB 
characteristics in order to ensure a 50-ohm characteristic impedance. 

When the top layer dielectric becomes too thin, the layers will not act as a true 
transmission line, even  though all the dimensions are correct. There is not universal 
industry agreement on which thickness at  which this occurs, but NXP prefers to use a 
top layer dielectric thickness of no less than 8-10 mils.  

There is also a limit to the ability of PCB fabricators to control the minimum width of a 
PCB trace and  the minimum thickness of a dielectric layer.  +/- 1 mil will have less 
impact on an 18-mils wide  trace and a 10-mil thick dielectric layer, than it will on a much 
narrower trace and thinner top layer. 

This can be an especially insidious problem. The design will appear to be optimized 
with the limited  quantity of prototype and initial production boards, in which the bare 
PCB's were all fabricated in the same  lot. However, when the product goes into mass 

Summary of Contents for QN9090

Page 1: ...2079 QN9090 module development reference manual Rev 1 0 17 Jan 2020 Reference manual Document information Info Content Keywords QN9090 module Abstract Reference Manual for QN9090 modules and platform...

Page 2: ...ormation provided in this document is subject to legal disclaimers NXP Semiconductors N V 2020 All rights reserved Reference manual Rev 1 0 17 Jan 2020 2 of 31 Contact information For more information...

Page 3: ...x M4 processor up to 640 kB flash 152 kB SRAM and 128 kB ROM BLE Link layer processing hardware and peripherals optimized to meet the requirements of the target applications The design considerations...

Page 4: ...yout Bill of Materials Full design databases including schematics and layout source files are available on request The following table provides a summary of the QN9090 Module Reference Design that is...

Page 5: ...ircuit matching antenna design and RF measurement capability are essential RF circuit design layout and antenna design are specialties requiring investment in tools and experience With available hardw...

Page 6: ...rious radiation and range will have a high likelihood of first time success The following subsections describe important considerations when implementing a wireless hardware design starting with the d...

Page 7: ...s RF output and ground traces Die flag shape 4 2 PCB Stack Up Complexity is the main factor that will determine whether the design of an application board can be two layer four layer or more From an R...

Page 8: ...n illustration consider a 50 ohm microstrip trace that is 18 mils wide over 10 mils of FR4 If that thickness of FR4 is changed from 10 to 6 mils the impedance will only be about 36 ohms In any case th...

Page 9: ...we may consider that a metal trace on a PCB such as the QN9090 001M1x modules is approximately 0 8 nH per mm At lower frequencies this would have no impact but at 2 4 GHz this would have a significant...

Page 10: ...been placed between the RFIO port of the chip and the first shunt capacitor These elements transform the device impedance to 50 ohms The value of these components may vary depending on your specific b...

Page 11: ...r Murata GRM1555 type The same is true of inductors There is parasitic capacitance in an inductor mainly due to capacitive coupling between the turns of wire At some point in frequency this capacitanc...

Page 12: ...finger that is not connected to the ground reference with a via put a via in any trace that doesn t go anywhere 4 7 Layers interconnections Avoid vias in the RF traces Typically for a 1 6mm thickness...

Page 13: ...ference is specified and built correctly to ensure that the system functions properly The choice of crystal resonator is important for the following reasons Resonator tolerance A number of parameters...

Page 14: ...ents is not recommended as this may lead to both oscillator start up and frequency tolerance issues 4 10 Decoupling 4 10 1 General considerations Decouple the power supplies or regulated voltages as c...

Page 15: ...capacitors placement 4 10 2 VDD RADIO FB VDD_PMU VDDE and VBAT decoupling Copy as much as possible the placement of the decoupling capacitors of all the supply pins as shown below Fig 10 VDD Radio de...

Page 16: ...ough the capacitor created by these traces In order to minimize the effect of this parasitic coupling identify the most sensitive traces or areas RF trace oscillator power lines and separate them from...

Page 17: ...hen mounting this module onto another PCB The area around the antenna must be kept clear of conductors or other metal objects for an absolute minimum of 20 mm This is true for all layers of the PCB an...

Page 18: ...ce manual Rev 1 0 17 Jan 2020 18 of 31 Fig 14 PCB placement of a QN9090 module with a printed antenna 6 Manufacturing considerations The HVQFN package must be considered carefully when using reflow so...

Page 19: ...pad stacks used are 0 25 mm by 1 mm for the smaller pads and four 1 6 mm square pads to apply paste to the paddle The solder paste mask has a thickness of 6 thou 0 152 mm If the paste thickness needs...

Page 20: ...ual Rev 1 0 17 Jan 2020 20 of 31 Fig 17 Solder paste mask for HVQFN40 40 pin QFN Fig 18 Vias on the paddle of the HVQFN40 40 pin QFN 25 vias are applied to the paddle These allow excess solder paste a...

Page 21: ...ment Directive 2014 53 EU a Frequency bands in which the equipment operates b The maximum RF power transmitted PN RF Technology a Freq Ranges EU b Max Transmitted Power QN9090 001 T10 Bluetooth LE 240...

Page 22: ...ponents that had not previously used for such applications 1 4 Have the non standard components been qualified so that they can be used in the application 1 5 Are recommendations for layout form facto...

Page 23: ...has not been recommended by NXP have all the parameters been checked in order they fulfill NXP standard and application requirements load capacitance pulling sensitivity equivalent resistance frequen...

Page 24: ...from the pin for sensitivity measurements 8 5 For printed and chip antenna Is the RF line implemented in such a way that the HW can be easily modified in order to do conducted measurements on one han...

Page 25: ...4 Has the correct PCB material been specified 1 5 Have the correct PCB thicknesses been specified 2 RF IO 2 1 Is the RF_IO input output line well sized for 50 ohm The line width must be calculated acc...

Page 26: ...ed does one layer act as a continuous ground plane GND reference plane 5 2 Are numerous vias added near capacitor near fingers 5 3 Remove small GND areas and isolated fingers that cannot be connected...

Page 27: ...Abbreviations Table 4 Abbreviations Acronym Description EMC Electro Magnetic Compatibility ETSI European Telecommunications Standards Institute FCC Federal Communications Commission PAN Personal Area...

Page 28: ...CB stack up 8 Fig 5 RF Matching Network 10 Fig 6 RF Plots for 3pF ceramic capacitor Murata GRM1555 type 11 Fig 7 GND path between C10 C12 and C19 13 Fig 8 GND vias placement 14 Fig 9 Decoupling capaci...

Page 29: ...ovided in this document is subject to legal disclaimers NXP Semiconductors N V 2020 All rights reserved Reference manual Rev 1 0 17 Jan 2020 29 of 31 13 List of tables Table 1 Modules references 4 Tab...

Page 30: ...rint 6 4 2 PCB Stack Up 7 4 3 RF circuit topology and matching 9 4 4 Transmission lines 9 4 5 Components 10 4 6 GND planes 12 4 7 Layers interconnections 12 4 8 DCDC components 12 4 9 Reference Oscill...

Page 31: ...cations and products and NXP accepts no liability for any vulnerability that is discovered Customers should implement appropriate design and operating safeguards to minimize the risks associated with...

Reviews: