
Enhanced Serial Communication Interface (ESCI)
MPC5644A Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor
1349
31.3.2.6
Interrupt Flag and Status Register 2 (eSCI_IFSR2)
This register provides interrupt flags that indicate the occurrence of LIN related events. The related
interrupt enable bits are located in
LIN Control Register 1 (eSCI_LCR1)
. All interrupt flags in this register will be set in LIN mode only.
eSC 0x000A
Write: Anytime
R
RXRDY
TX
RDY
L
W
AKE
STO
PBERR
CERR
CKERR
FRC
0
0
0
0
0
0
UREQ OVFL
W w1c
w1c
w1c
w1c
w1c
w1c
w1c
w1c
w1c
w1c
Reset
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 31-7. Interrupt Flag and Status Register 2 (eSCI_IFSR2)
Table 31-11. eSCI_IFSR2 Field Descriptions
Field
Description
RXRDY
Receive Data Ready Interrupt Flag. This interrupt flag is set when the payload data of a received frame
was transferred into the
LIN receive register (eSCI_LRR)
and the receive DMA is disabled.
TXRDY
Transmit Data Ready Interrupt Flag. This interrupt flag is set when
a) the content of the
LIN transmit register (eSCI_LTR)
was processed by the LIN PE to generate frame
header or frame transmit data, or
b) when the module has transmitted a LIN wakeup signal frame.
LWAKE
LIN Wake-up Received Interrupt Flag. This interrupt flag is set when a LIN Wake-up character was
received, as described in
”.
STO
Slave Timeout Interrupt Flag. This interrupt flag is set when a Slave-Not-Responding-Error is
detected. A detailed description is given in
Section 31.4.6.5.5, Slave-not-responding-error detection
PBERR
Physical Bus Error Interrupt Flag. This interrupt flag is set when the receiver input remains unchanged
for at least 31 RCLK clock cycles after the start of a byte transmission, as described in
Section 31.4.6.5, LIN error reporting
”.
CERR
CRC Error Interrupt Flag. This interrupt flag is set when an incorrect CRC pattern was detected for a
received LIN frame.
CKERR
Checksum Error Interrupt Flag. This interrupt flag is set when a checksum error was detected for a
received LIN frame.
FRC
Frame Complete Interrupt Flag. This interrupt flag is set when a LIN TX frame has been completely
transmitted or a LIN RX frame has been completely received.
UREQ
Unrequested Data Received Interrupt Flag. This interrupt flag is set when unrequested activity has
been detected on the LIN bus, as described in
Section 31.4.6.5, LIN error reporting
”.
OVFL
Overflow Interrupt Flag. This interrupt flag is set when an overflow as described in
” was detected.
Summary of Contents for MPC5644A
Page 2: ...MPC5644A Microcontroller Reference Manual Rev 6 2 Freescale Semiconductor...
Page 24: ...MPC5644A Microcontroller Reference Manual Rev 6 24 Freescale Semiconductor...
Page 26: ...MPC5644A Microcontroller Reference Manual Rev 6 26 Freescale Semiconductor...
Page 52: ...Introduction MPC5644A Microcontroller Reference Manual Rev 6 52 Freescale Semiconductor...
Page 56: ...Memory Map MPC5644A Microcontroller Reference Manual Rev 6 56 Freescale Semiconductor...
Page 1228: ...Decimation Filter MPC5644A Microcontroller Reference Manual Rev 6 1228 Freescale Semiconductor...
Page 1440: ...FlexCAN Module MPC5644A Microcontroller Reference Manual Rev 6 1440 Freescale Semiconductor...