µ
PD78C14(A)
37
t
CYC
t
AD
t
LL
t
LA
t
LDR
t
RDH
t
RL
t
RR
t
RD
t
AFR
t
LR
t
AR
t
AL
t
LM
t
LI
t
ML
t
IL
X1
PF7-0
PD7-0
ALE
RD
MODE1
(M1)
Note 1
MODE0
(IO/M)
Note 2
address (high-order)
address (low-order)
read data
Timing Waveform
Read Operation
Write Operation
Notes 1. M1 signal is output to MODE1 pin at first OP code fetch cycle if MODE1 pin is pulled up.
2. IO/M signal is output to MODE0 pin at sr to sr2 register read cycle if MODE0 pin is pulled up.
3. IO/M signal is output to MODE0 pin at sr to sr2 register write cycle if MODE0 pin is pulled up.
t
LL
t
LA
t
DW
t
WDH
t
WL
t
WW
t
WD
t
LW
t
AW
t
AL
t
LI
t
IL
X1
PF7-0
PD7-0
ALE
WR
MODE0
(IO/M)
Note 3
address (high-order)
write data
t
LDW
address (low-order)
*