MSI P55-GD61 Series, Manual

Page: 65 / 142

BIOS Setup
▍
MS-7583
3-23
BIOS Setup
▍
MS-7583
DIMM1~4 Memory SPD Informaton
Press <Enter> to enter the sub-menu. The sub-menu dsplays the nformatons of
nstalled memory.
Current DRAM Channel1~4 Tmng
It shows the nstalled DRAM Tmng. Read-only.
DRAM Tmng Mode
Select whether DRAM tmng s controlled by the SPD (Seral Presence Detect) EE-
PROM on the DRAM module. Settng to [Auto] enables DRAM tmngs and the followng
“Advance DRAM Configuraton” sub-menu to be determned by BIOS based on the con-
figuratons on the SPD. Selectng [Manual] allows users to configure the DRAM tmngs
and the followng related “Advance DRAM Configuraton” sub-menu manually.
Advance DRAM Configuraton
Press <Enter> to enter the sub-menu.
CH1/ CH2 1T/2T Memory Tmng
Ths tem controls the SDRAM command rate. Select [1N] makes SDRAM sgnal
controller to run at 1N (N=clock cycles) rate. Selectng [2N] makes SDRAM sgnal
controller run at 2N rate.
CH1/ CH2 CAS Latency (CL)
Ths controls the CAS latency, whch determnes the tmng delay (n clock cycles)
before SDRAM starts a read command after recevng t.
CH1/ CH2 tRCD
When DRAM s refreshed, both rows and columns are addressed separately. Ths
setup tem allows you to determne the tmng of the transton from RAS (row ad-
dress strobe) to CAS (column address strobe). The less the clock cycles, the faster
the DRAM performance.
CH1/ CH2 tRP
Ths settng controls the number of cycles for Row Address Strobe (RAS) to be
allowed to precharge. If nsufficent tme s allowed for the RAS to accumulate ts
charge before DRAM refresh, refresh may be ncomplete and DRAM may fal to
retan data. Ths tem apples only when synchronous DRAM s nstalled n the sys-
tem.
CH1/ CH2 tRAS
Ths settng determnes the tme RAS takes to read from and wrte to memory cell.
CH1/ CH2 tRFC
Ths settng determnes the tme RFC takes to read from and wrte to a memory
cell.
CH1/ CH2 tWR
Mnmum tme nterval between end of wrte data burst and the start of a precharge
command. Allows sense amplfiers to restore data to cells.
▶
▶
▶
▶
▶
▶
▶
▶
▶
▶
▶