![Microchip Technology SAMA5D2-PTC-EK User Manual Download Page 17](http://html1.mh-extra.com/html/microchip-technology/sama5d2-ptc-ek/sama5d2-ptc-ek_user-manual_1786073017.webp)
Figure 3-15. DDR Signals and CAL Analog Input
DDR_D0
DDR_D1
DDR_D2
DDR_D3
DDR_D4
DDR_D5
DDR_D6
DDR_D7
DDR_D8
DDR_D9
DDR_D10
DDR_D11
DDR_D12
DDR_D13
DDR_D14
DDR_D15
DDR_D16
DDR_D17
DDR_D18
DDR_D19
DDR_D20
DDR_D21
DDR_D22
DDR_D23
DDR_D24
DDR_D25
DDR_D26
DDR_D27
DDR_D28
DDR_D29
DDR_D30
DDR_D31
DDR_DQM0
DDR_DQM1
DDR_DQM2
DDR_DQM3
D
DDR_DQS0-
D
DDR_DQS1-
D
DDR_DQS2-
D
DDR_DQS3-
DDR_A0
DDR_A1
DDR_A2
DDR_A3
DDR_A4
DDR_A5
DDR_A6
DDR_A7
DDR_A8
DDR_A9
DDR_A10
DDR_A11
DDR_A12
DDR_A13
DDR_BA0
DDR_BA1
DDR_RAS
DDR_CAS
DDR_BA2
DDR_CS
DDR_WE
DDR_VREF
DDR_RESETN
DDR_CLK-
DDR_CKE
GND_POWER
GND_POWER
GND_POWER
VDDIODDR
R23
100K
R0402
R24
21K-1%
R0402
R25
100K
R0402
C64
22pF
C0402
ATSAMA5D27C-CN
U6E
bga289p8
DDR_A0
F12
DDR_A1
C17
DDR_A10
C15
DDR_A11
A16
DDR_A12
A17
DDR_A13
G11
DDR_A2
B17
DDR_A3
B16
DDR_A4
C16
DDR_A5
G14
DDR_A6
F14
DDR_A7
F11
DDR_A8
C14
DDR_A9
D13
DDR_BA0
H12
DDR_BA1
H13
DDR_BA2
F17
DDR_CAL
E13
DDR_CAS
G12
DDR_CKE
F16
DDR_CLK
E17
DDR_CLKN
D17
DDR_CS
G13
DDR_D0
B12
DDR_D1
A12
DDR_D10
H17
DDR_D11
K17
DDR_D12
K16
DDR_D13
J13
DDR_D14
K14
DDR_D15
K15
DDR_D16
B8
DDR_D17
B9
DDR_D18
C9
DDR_D19
A9
DDR_D2
C12
DDR_D20
A10
DDR_D21
D10
DDR_D22
B11
DDR_D23
A11
DDR_D24
J12
DDR_D25
H10
DDR_D26
J11
DDR_D27
K11
DDR_D28
L13
DDR_D29
L11
DDR_D3
A13
DDR_D30
L12
DDR_D31
M17
DDR_D4
A14
DDR_D5
C13
DDR_D6
A15
DDR_D7
B15
DDR_D8
G17
DDR_D9
G16
DDR_DQM0
C11
DDR_DQM1
G15
DDR_DQM2
C8
DDR_DQM3
H11
DDR_DQS0
B13
DDR_DQS1
J17
DDR_DQS2
C10
DDR_DQS3
L17
DDR_DQSN0
B14
DDR_DQSN1
J16
DDR_DQSN2
B10
DDR_DQSN3
L16
DDR_RAS
F13
DDR_RESETN
E16
DDR_VREFCM
D16
DDR_VREFB0
H16
DDR_WE
F15
C62
100nF
C0402
C63
100nF
C0402
3.2.7.4
NAND FLASH
The SAMA5D2-PTC-EK has native support for NAND Flash memory through its NAND Flash Controller.
The board implements one MT29F4G08ABA 4Gb x 16 NAND Flash connected to chip select three
(NCS3) of the microcontroller.
CAUTION
Caution:
The NAND Flash interface is shared with the SDMMC1 and QSPI interfaces.
The figure below illustrates the NAND Flash memory implementation.
Figure 3-16. NAND Flash
NAND_WPn
3V3_NAND
VDD_3V3
3V3_NAND
3V3_NAND
NAND_CLE_PB1
NAND_ALE_PB0
NAND_REn_PB2
NAND_WEn_PA30
NAND_RDY_PC8
NAND_IO5_PA27
NAND_IO6_PA28
NAND_IO7_PA29
NAND_IO0_PA22
NAND_IO1_PA23
NAND_IO2_PA24
NAND_IO3_PA25
NAND_IO4_PA26
NAND_CS_PA31
R175
100K
MT29F4G08ABADAWP
U13
NC1
1
NC2
2
NC3
3
NC4
4
NC5
5
NC6
6
R/B#
7
CE#
9
NC7
10
VCC_1
12
VSS_1
13
NC9
14
NC10
15
CLE
16
ALE
17
NC21
47
VSS_4
48
RE#
8
NC8
11
WE#
18
WP#
19
DNU2
20
DNU1
21
NC11
22
NC12
23
NC13
24
VSS_2
25
NC14
26
NC15
27
NC16
28
DQ0
29
DQ1
30
DQ2
31
DQ3
32
NC17
33
VCC_2
34
DNU3
35
VSS_3
36
VCC_3
37
DNU4
38
VCC_4
39
NC18
40
DQ4
41
DQ5
42
DQ6
43
DQ7
44
NC19
45
NC20
46
R177
DNP
R174
0R
C113
100nF
R180
100K
C112
100nF
JP8
Header 1X2
1
2
C114
100nF
R179
0R
C115
100nF
R176
10K
SAMA5D2-PTC-EK
Board Components
©
2017 Microchip Technology Inc.
DS50002709A-page 17