background image

ZLR964222L

Line Module User Guide

21

Microsemi Corporation Confidential and Proprietary

5.3.1    Profile Wizard Menu

Figure 7

 below shows the Main Menu of the Profile Wizard application with the 

ZLR964222L

 project file loaded. 

Please note that the 

Tone, Cadence and Caller ID 

require a license to the 

VP-API-II

 and are not available with the 

VP-API-II Lite 

version.

Figure 7 - Profile Wizard Main Menu - ZLR964222L Project File

Please  refer  to  the 

Le9642

  data  sheet  for  more  information  about  the  settings  of  the  various  profiles.  Note  that 

Microsemi has Profile examples for many countries.

Summary of Contents for Microsemi miSLIC Le9642

Page 1: ...for the Le9642 miSLICTM Device Part Number ZLR964222L Document ID PD 000196666 Revision Number 2 0 Issue Date November 2018 ZLR964222L Reference Design User Guide...

Page 2: ...gh Voltage PNP 16 4 5 4 Inductor Requirements 16 4 5 5 Switching Diode Requirements 16 4 5 6 Compatibility with xDSL 16 4 5 7 Other Design Options 16 4 6 Single Channel Option Using Le9641 1FXS Tracke...

Page 3: ...4 Power Consumption at DC Feed and Ringing 33 6 4 1 CoC Profile Power Consumption 33 6 4 2 Default Profile Power Consumption 34 6 5 Shared Buck Boost ABS Switching Regulator Performance 35 6 6 Thermal...

Page 4: ...rowband 26 Figure 14 Transmit Path A to D Attenuation Distortion Narrowband 26 Figure 15 Receive Path D to A Gain Tracking Narrowband 27 Figure 16 Transmit Path A to D Gain Tracking Narrowband 27 Figu...

Page 5: ...for intra building requirements On board 12 V input shared buck boost ABS BBABS switching regulator circuit Designed for up to 600 total loop ZSI interface operation at up to 8 192 MHz with ZTAP DC s...

Page 6: ...s call progress tone frequencies and levels Ringing Cadence This profile sets the cadence that is associated with ringing Tone Cadence This profile defines call progress tone cadences This Profile is...

Page 7: ...or all extensions Enables calling from any FXS into any other FXS or an FXO port Profile Parameter Loading By clicking on any extension displayed on the Mini PBX main window Profile Wizard generated f...

Page 8: ...receptacle depending on line module capability An additional line module can be supported via an Le71HP0411G adapter board that connects to the ZTAP DIN receptacle The ZTAP Kit is supplied with an ex...

Page 9: ...lready running Mini PBX will know what port is being used Note that the ZTAP Support Package software installation includes a Virtual COM Port Driver to support USB to serial UART interface on the ZTA...

Page 10: ...xtension number 101 Mini PBX will route the call to extension 101 and initiate cadenced ringing Default ringing is defined within the MID The Mini PBX will provide an audible ringback tone to the call...

Page 11: ...osemi in the following files ZLR964222L_SM2_LITE_Rev2_9 VPW for the ZLR964222L Module This file contains the following profiles Device Profile for Microsemi ZTAP demonstration platform and configured...

Page 12: ...ement The VP API II takes advantage of these and other enhancements in the Le9642 and offers greater programmability and more efficient operation Please refer to the Le9642 miSLIC Subscriber Line Inte...

Page 13: ...P 1Meg 1 0805 Table 1 RT2 CHL2 47 5K 1 0402 DNP CLFC1 4 7uF X5R 6 3V DNP 4 7uF X5R 6 3V 0 1uF 10V 0805 See Table 1 0603 RVP1 DNP 0ohm 0603 De populate for 1 FXS U3 TISP61089BD DNP See Table 1 See Tabl...

Page 14: ...the DC sense connects in front of the surge protection they are exposed to high voltage conditions and therefore should be not smaller than 1206 4 5 Buck Boost Automatic Battery Switching Power Supply...

Page 15: ...4 5 2 Capacitor Requirements The BBABS supply has been design and characterized using low cost electrolytic capacitors Both CFL1 and CFH1 are required to be 10uF capacitors Depending on ringing requir...

Page 16: ...5 Switching Diode Requirements The BBABS uses three diodes in its output stage DSW1 is the VBATL rectifier and is specified The VBATH diodes DSW3 and DSW4 are BAV70 dual parallel diodes To minimize c...

Page 17: ...wn resistor is required on SWISZ if the Le9641 1ch option is required Pin 24 is the ZSIn on Le9641 VBATL_VBAT AGND VBATH 3 3V SWOUTY VBSENSE1 SWISY ZCLK ZMOSI ZSYNC ZMISO AGND VBATH 3 3V AGND AGND 3 3...

Page 18: ...X5R 0603 minimum for 2 FXS designs Figure 6 Buck Boost ABS to Fixed Tracking Buck Boost Population SWOUTY VBSENSE1 VBAT SWISY AGND AGND VSW 3 3V 3 3V AGND AGND AGND VSW 12V 9V 15V Buck Boost Power Su...

Page 19: ...gain and filter coefficient data The default AC Profile provides a 600 input and balance impedance with 6 dBr receive level and 0 dBr transmit It also takes into account the nominal 5 PTC series resis...

Page 20: ...Caller ID Profile sets the signaling that is used for on hook and off hook Caller ID The MID does not include any Caller ID Profiles 5 3 Profiles Generated with Profile Wizard As an alternative to usi...

Page 21: ...e ZLR964222L project file loaded Please note that the Tone Cadence and Caller ID require a license to the VP API II and are not available with the VP API II Lite version Figure 7 Profile Wizard Main M...

Page 22: ...After saving the Profile data the user should press the Save and Generate button on the left panel of the Main Menu Figure 7 This will generate new c file with the selected profiles in the directory...

Page 23: ...Mode 5 After double clicking on the line module location a new window will open as shown in Figure 10 The user should click the Browse button and select the newly created c Profile Wizard file Figure...

Page 24: ...R964222L reference design contains coefficient sets for the following AC profiles AC_FXS_RF14_600R_DEF Default narrow band 600ohm AC_FXS_RF14_WB_600R_DEF Default wide band 600ohm Line Module Default C...

Page 25: ...ZLR964222L Line Module User Guide 25 Microsemi Corporation Confidential and Proprietary Figure 12 Four Wire Return Loss Narrowband ZLR964222L_SN_003_Ext_100...

Page 26: ...ation Confidential and Proprietary 6 2 2 Attenuation Distortion and Gain Figure 13 Receive Path D to A Attenuation Distortion Narrowband Figure 14 Transmit Path A to D Attenuation Distortion Narrowban...

Page 27: ...rosemi Corporation Confidential and Proprietary 6 2 3 Gain Tracking and Noise Figure 15 Receive Path D to A Gain Tracking Narrowband Figure 16 Transmit Path A to D Gain Tracking Narrowband ZLR964222L_...

Page 28: ...ration Confidential and Proprietary 6 2 4 Total Distortion and Harmonic Distortion Figure 17 Receive Path D to A Total Distortion Narrowband Figure 18 Transmit Path A to D Total Distortion Narrowband...

Page 29: ...deband Transmission Performance The following graphs illustrate the wideband 150 6800 Hz transmission performance using a W G PCM 4 Note that the Le9642 device supports per channel wideband mode 6 3 1...

Page 30: ...er Guide 30 Microsemi Corporation Confidential and Proprietary 6 3 2 Attenuation Distortion and Gain Figure 21 Receive Path D to A Attenuation Distortion Wideband Figure 22 Transmit Path A to D Attenu...

Page 31: ...ine Module User Guide 31 Microsemi Corporation Confidential and Proprietary 6 3 3 Gain Tracking and Noise Figure 23 Receive Path D to A Gain Tracking Wideband Figure 24 Transmit Path A to D Gain Track...

Page 32: ...ser Guide 32 Microsemi Corporation Confidential and Proprietary 6 3 4 Total Distortion and Harmonic Distortion Figure 25 Receive Path D to A Total Distortion Wideband Figure 26 Transmit Path A to D To...

Page 33: ...VDC offset and 1 REN 6920 8 F load 2 C2 programmed ringing 25 Hz 70 VPK 50 VRMS 0 VDC offset and 3 REN 2333 24 F load Table 2 CoC Profile Power Dissipation 1 IDD supply current is the sum of IAVDD and...

Page 34: ...IDD supply current is the sum of IAVDD and IDVDD for the device 2 Power numbers are per channel for both channels in the same state 3 Power numbers are for a combinations of both channels for these s...

Page 35: ...9642 JA 35 C W using a 2 layer PCB with all components mounted top side Bottom side is a solid copper pour with minimal routing voids Via array is a 7x7 array of 0 33 mm 13 mil vias Actual device ther...

Page 36: ...inimum if the load exceeds approximately the power threshold that has been configured The power level and ringing reduction level are configurable Adaptive ringing can be disabled using the following...

Page 37: ...n SWCMPx can upset the operation and efficiency of the switching power supply CCMP1 2 should be high quality capacitors with stable characteristics NP0 C0G dielectric is preferable especially if the d...

Page 38: ...tes on the bottom side will limit the flow of heat away from the device The more copper the better If the design incorporates a ground plane the thermal pad should tie into the ground plane with a 7x7...

Page 39: ...endations and review is provided as is without any warranty representation condition or liability whatsoever REV DESCRIPTION DATE A0 INITIAL RELEASE 12 30 13 TM ZLR964122L 1 FXS miSLIC Reference Desig...

Page 40: ...t Number Rev Date Sheet of Designer 0LFURVHPL 3URSULHWDU RFXPHQW ZLR964222L B3 Le9642 2 FXS Shared Buck Boost ABS B 2 5 Monday April 30 2018 JLR 0LFURVHPL UHLGULFK Q OGJ 6XLWH XVWLQ 7 Title Size Docum...

Page 41: ...e9642 2 FXS Shared Buck Boost ABS B 3 5 Monday April 30 2018 JLR 0LFURVHPL UHLGULFK Q OGJ 6XLWH XVWLQ 7 Title Size Document Number Rev Date Sheet of Designer 0LFURVHPL 3URSULHWDU RFXPHQW ZLR964222L B3...

Page 42: ...6XLWH XVWLQ 7 Title Size Document Number Rev Date Sheet of Designer 0LFURVHPL 3URSULHWDU RFXPHQW ZLR964222L B3 Le9642 2 FXS Shared Buck Boost ABS B 4 5 Monday April 30 2018 JLR 0LFURVHPL UHLGULFK Q O...

Page 43: ...L1 22uH 1 8A RE1 75R 0603 RC1 0R CSW1 220uF 10V RCS1 3 01K 3REN 50Vrms 23 ma ILA Max 5V Device Profile VSW AGND SWOUTY VBSENSE1 VBATL_VBAT 3 3V VBATH SWISY VSW AGND AGND AGND VSW 3 3V 3 3V 3 3V AGND...

Page 44: ...BAV70 On Semi BAV70LT1G NXP Nexperia BAV70 22 0 J1 DNP DNP 23 2 J3 J4 HDR2x1 HDR2x1 Samtec TSW 150 07 T S 24 1 JSM2 Header 2 x 16 Samtec TSW 116 07 T D 25 2 PTC1 PTC2 PTC 250V 5R 3A PTC_BOURNS_SMBourn...

Page 45: ...ZLR964222L Rev B0 Layout Plots Plots of the layout of the ZLR964222L Line Module are provided in this section This layout is available in Cadence Allegro brd V16 5 format upon request The gerber files...

Page 46: ...ge uses a center EPAD for both grounding and heat dissipation The Microsemi 48 pin QFN package uses a non standard narrower pin width versus a standard package This is to allow extra clearance between...

Page 47: ...service Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment...

Reviews: