25
P/N: PM1576
MX25L4006E
REV. 1.6, OCT. 24, 2014
Note 1: h/b is hexadecimal or binary.
Note 2:
(x-y-z)
means I/O mode nomenclature used to indicate the number of active pins used for the opcode (x),
address (y), and data (z). At the present time, the only valid Read SFDP instruction modes are: (1-1-1),
(2-2-2), and (4-4-4)
Note 3:
Wait States
is required dummy clock cycles after the address bits or optional mode bits.
Note 4:
Mode Bits
is optional control bits that follow the address bits. These bits are driven by the system
controller if they are specified. (eg,read performance enhance toggling bits)
Note 5: 4KB=2^0Ch,32KB=2^0Fh,64KB=2^10h
Note 6: All unused and undefined area data is blank FFh for SFDP Tables that are defined in Parameter
Identification Header. All other areas beyond defined SFDP Table are reserved by Macronix.
Summary of Contents for MX25L4006E
Page 47: ...47 P N PM1576 MX25L4006E REV 1 6 OCT 24 2014 PACKAGE INFORMATION...
Page 48: ...48 P N PM1576 MX25L4006E REV 1 6 OCT 24 2014...
Page 49: ...49 P N PM1576 MX25L4006E REV 1 6 OCT 24 2014...
Page 50: ...50 P N PM1576 MX25L4006E REV 1 6 OCT 24 2014...
