- 20 -
LGE Internal Use Only
Copyright © 2008 LG Electronics. Inc. All right reserved.
Only for training and service purposes
3. TECHNICAL BRIEF
HW B
lo
c
k
Dia
g
ra
m
, U3
30
07
-0
4-
25
E
ri
c
sson M
o
bile
P
latf
o
rm
U
3
30
B
D
o
c
r
e
s
pons
/A
p
p
ro
v
e
d
P
roduc
t na
me
Re
v
Da
te
P
rep
a
red
Re
fe
re
n
c
e
Do
cu
m
e
n
t n
o
Sh
e
e
t
1/
1
14
24
-L
Z
N
9
0
1
19
58
U330
VBAT
AF
M
S
_
L
AF
M
S
_
R
AT
M
S
M
ic
rophone
S U B -
L
C
D
VBAT
L C D
HOOK
GS
M
/E
D
GE
PA
+
A
n
t S
w
.
AN
T
VAPC
RE
G
1.
8V
Blu
e
to
o
th
Ra
d
io
PC
M
D
LD
RE
S
O
UT
2
n
S
YSC
L
K
R
E
Q
1
S
YSC
L
K
1
RT
C
C
L
K
VBAT
L
S
1.8V
2.75V
AM
P
lo_F
R
E
Qlo
ID
AT
A_AM
Phi
QD
A
T
A_F
R
EQhi
RX
T
X
C
L
K
RA
D
D
A
T
RA
D
C
L
K
RA
D
S
T
R
T
XAD
C
P
W
RRS
T
MC
L
K
MC
L
K
R
E
Q
IR
Q
A
c
c
A
C
C
S
LEEP
A
PPSLEEP
SR
ST
SC
LK
SD
AT
I2
S_
C
L
K0
I2
S
_
WS
0
I2
S
_
RX
0
I2
S
_
TX
0
I2
S_
C
L
K1
I2
S
_
WS
1
I2
S
_
RX
1
I2
S
_
TX
1
1
2
C
BU
S I
n
te
rn
a
l
Ac
c
a
n
d
A
p
p
I2
S BU
S
1.
8
V
VIO
RE
G
2
.75V
Ca
m
e
ra
Im
a
g
e
pr
o
c
A
D
C
Se
n
s
o
r
Co
n
tro
l
2.
7
5
V
VC
AM
1.
8
V
VI
O
I2
CS
DA
2
I2
CS
CL
2
CI
P
C
L
K
C
IV
SYN
CI
HS
Y
N
CI
RE
S
C
IVSYN
CI
H
S
Y
N
CI
R
E
S
CI
P
C
L
K
I2
C
S
D
A
2
I2
C
S
C
L
2
PH
F
Ja
ck
V?
V?
DB3
200
MC
_
C
MD
/B
S
MC
_
C
MD
DI
R
M
C
_D
AT
AD
IR
M
C
_D
A
T
A(0-3
)
MC_
C
L
K
I2
CS
C
L
2
I2
CS
D
A
2
IO
B
rid
ge
AN
T
_
SW
1
R
F
_D
AT
A_ST
R
B
R
F
_D
AT
A0
R
F
_D
AT
A2
R
F
_D
AT
A1
IR
A
M
7k
x
32
bi
t
32
32
52
M
H
z
AH
B
I
F
SYS
CO
N
GP
IO
W
CDM
A
In
te
g
rity
Wa
tc
h
Do
g
Ca
b
le
De
te
c
t
Ev
e
n
t
Hi
s
t
Bu
s
T
rac
er
I2
C
0
SPI
UA
RT
2
RS
2
3
2
IRDA
B
T
UA
RT
I
2
S/PC
M
(BT)
UA
RT
0
GP
RS
C
R
YPTO
AH
B
2
AP
B
(Fa
s
t)
CS
0
-2
DI
/DO
/CL
K
RX
/T
X
/C
T
S
/RT
S
AN
T
_
SW
0
SI
MI
F
AH
B
De
fa
u
lt
sl
av
e
AH
B
IF
DM
A
48 C
han
nel
s
48
R
e
qu
est
s
AH
B
IF
AH
B
IF
R
ESOU
T
0n
R
ESOU
T
1n
PW
R
R
ST
n
R
ESOU
T
2n
RT
CCL
K
IN
M
S
A
C
CI
RQ
n
APPS
LEEP
M
SAPPI
R
Q
n
SYSC
LKR
EQ
SYSC
LK0
MC
L
K
MC
L
K
R
E
Q
AC
C
S
LEEP
ARM9 Sub
s
ys
te
m
ARM9
26
D
Ca
c
h
e
16
kB
I
Ca
c
h
e
32
k
B
AH
B
Ma
s
te
r
MM
U
I M
e
m
C
ont
ro
l
D M
e
m
Co
n
tro
l
ARM
9E
J-S
TL
B
DT
CM
8 k
B
ITC
M
8 k
B
ET
M
I
F
ETM
9
AHB BU
S
IF
JT
A
G
D
E
B
U
G
TC
M
I
F
EIC
E
AH
B
Ma
s
te
r
I2
C
1
MS
P
R
O
MM
C
/SD
AH
B2
A
P
B
(F
a
s
t)
I2
S
/
PC
M0
AH
B
Sl
a
v
e
I2
S
/
PC
M1
PD
I
AH
B
Sl
a
v
e
GRA
M
64
k by
te
GA
M
C
ON
AH
B
Ma
s
te
r
M
C
iDCT
(V
ide
o)
PD
IC
O
N
CDI
CON
G
A
M
EAC
C
(3
D)
CI
_
V
S
Y
N
C
CI_
P
C
L
K
C
I_R
ESn
C
I_D
(0-7
)
C
I_
H
SYN
C
PD
IR
ESn
PD
IC
(0-5)
PD
ID
(0-7)
XG
A
M
I2
C
2
KEYPAD
GP
IO
IN
TC
O
N
32
TI
M
E
R
0
16
32
IR
Q
16
WD
O
G
32
SYSC
O
N
16
AH
B2
APB
(Sl
o
w
)
AH
B
Sl
a
v
e
RT
C
16
BU
S T
R
32
E
v
ent
H
32
KEYI
N
(0-5
)
KEYOU
T
(0
-4)
Bo
ot
ROM
tb
d
k
B
DMA
32 C
h
ann
el
s
2
x
16 R
e
que
st
s
AH
B
Sl
a
v
e
AH
B
Mas
ter
APEX
AH
B
Sl
a
v
e
AP
E
X
RA
M
AP
E
X
RO
M
AP
EX
+
AH
B
Sl
a
v
e
AH
B
Ma
s
te
r
Vi
d
e
o
En
c
RAM
Vi
de
o Enc
AAI
F
AH
B IF
MS
L
AAIF
AH
B IF
MS
L
UA
RT
0
SP
I
RX
/T
X
CT
S
/RT
S
CS
0
-2
DI/DO
/CLK
AH
B
Sl
a
v
e
DM
A
AH
B
I
F
AH
B2
A
P
B
(S
lo
w
)
SER
VI
C
E
n
DP
L
L
APL
L
DP
L
L
208M
AP
L
L
13
M
2.
7
5
V
VC
AR
D
RA
D
C
L
K
RA
D
D
A
T
RA
D
S
TR
VBAT
AR
B
W
CDM
A
C
iph
er
R
a
nd
om
no
ise
gen
e
ra
to
r
IR
Q
A
p
p
Op
ti
c
a
l
zo
om
G
P
IO
SD
A
SC
L
DA
C
_
I_
NE
G
DA
C
_
I_
P
O
S
DA
C
_
Q
_
P
O
S
D
A
C_
Q
_
NE
G
AN
T
_
SW
2
AD
C
SYSC
LK2
TE
M
P
B
IA
S
VIO
Ba
c
k
u
p
c
apa
ci
to
r
1.
8
V
VI
O
1.
5
V
VAN
A
VBAT
1.
2
/1.
0
5
V
VC
O
R
E
Ba
c
k
u
p
Ca
p
I
2
C
SL
EE
P
C
O
NT
ROL
32 k
H
z
os
c
SY
ST
E
M
PO
R
10
0k
10
0k
100
k
A
B
3100
Po
w
e
r Man
a
gem
e
nt
PW
R
R
ST
32k
H
z
RF
L
D
O a
EG
G
/WBTX
12
5 m
A
;
2.
75 V
Ca
m
e
ra
LD
O
h
1
0
0
m
A
;
2.
7
5
V
Me
m
C
ar
d
LD
O
g
10
0 m
A
;
2.
75 V
IR
LD
O
k
200 mA
2.75 V
An
a
lo
g
LD
O
f
30
mA
2.
5
/1.
8
/1.
3
V
I/
O
/C
or
e
LD
O
e
2
00 m
A
1.8/1.3
/1.05 V
Le
ve
l
sh
if
t
G
LD
O
L
P
1.
5
V
OT
P
64 bi
ts
1M
H
z
OS
C
PL
L
44
/4
8
IR
Q
a
FU
EL
GA
U
G
E
AD
D
E
R
VI
BR
ATO
R
CONT
RO
L
L
E
D Co
n
tro
l
AD
C
10bi
t
AU
T
O
CT
L
M
U
X
I2C
I2C
LD
O
d
20
0 m
A
;
2.
7
5
V
V
DDL
P
In
te
rn
a
l BU
C
K
1.
4/
1.
2
/1.
0
5
V
5%
600
mA
BO
O
S
T
(S
of
t s
tar
t)
6-22 V
,
30 m
A
BAN
D
GA
P
IR
Q
b
2.
5
V
VAN
A
2
.75 V
VR
AD
2.
7
5
V
VC
AM
2.
7
5
V
VC
AR
D
2.
75
V
VIR
VBAT
VBAT
VBAT
VBAT
32
K
H
Z
VBAT
VBAT
VBA
T
O
n
/O
ff
Sw
it
c
h
PW
M
LD
O
c
200 mA
2.75 V
2.
7
5
V
V
A
UDI
O
VBAC
KU
P
VAN
A
1.
5 V
VAN
A
PC
M
DE
CO
DE
R
EN
C
O
D
E
R
AD
C
2
AD
C
1
DA
C
1
DA
C
2
SI
D
E
TO
N
E
TX
PG
A2
TX
PG
A1
RX
PG
A1
RX
PG
A2
CCO
A
B
310
0
A
u
dio P
a
rt
PC
M
O
PC
M
I
PC
M
SYN
PC
M
C
LK
CC
O
1
AD
C
3
TX
PG
A3
DA
C
3
RX
PG
A2
CC
O
2
Vo
l
Vo
l
Vo
l
PC
M
O
PC
M
I
PC
M
SYN
PC
M
C
LK
LI
N
E
1
LI
N
E
2
PG
A
BEAR
P
BEAR
N
MI
DR
AU
XO
1
AU
XO
2
V
S
SBEAR
VD
D
BEAR
SPKR
P
SPKR
N
VS
S_SPKR
VD
D
_
SPKR
MI
C1
N
MI
C2
N
MI
C3
N
MI
C4
N
VM
ID
PC
M
/
I2
S
In
te
r-
fa
c
e
2
PC
M
/
I2
S
In
te
r-
fa
c
e
1
DA
C
4
RX
PG
A2
Vo
l
PG
A
PG
A
PG
A
VD
D
D
IG
VD
D
C
OD
EC
A
DC2RE
F
A
DC3
R
E
F
ET
M
I
F
JT
A
G
IF
MU
X
ETM
JT
A
G
2.
5
V
VAN
A
APLL
1.
8
V
VIO
1.
8 V
VIO
IO
1.
2
/1.
0
5
V
VC
O
R
E
1.
2
/1.
05 V
VC
O
R
E
IO
1.
8
V
VIO
IO
1.
8
V
VIO
IO
1.
2
/1.
05 V
VC
O
R
E
Co
re
1.
8
V
VIO
IO
1.
2
/1.
0
5
V
VC
O
R
E
Co
re
2.
75
V
VR
AD
1.
8 V
VIO
UA
RT
VR
TC
VBAT
2.
7
5
V
1.
5
V
LE
D
i
n
te
rf
ace
V
ibr
at
o
r if
WL
E
D
i
n
te
rf
a
c
e
SI
M
i
n
te
rf
a
c
e
1.
8
V
VI
O
I2
CS
DA
2
1.
8
V
VIO
1.
8
V
VI
O
I2
CS
DA
2
I2
CS
CL
2
I2
CS
DA
2
I2
CS
CL
2
1.
5 V
VAN
A
DA
C
_
Q
_
P
O
S
D
A
C_
Q
_
NE
G
DA
C
_
I_
P
O
S
DA
C
_
I_
NE
G
TX
_
P
O
W
T
XPA
_
P
O
W
_
SEN
SE
WI
N
T
-
CO
M
WSY
S-
CO
N
WT
IM
-
GE
N
52 M
H
z
WCDM
A S
U
B
S
ystem
Hi
S
p
ee
d
IM
Br
id
g
e
AH
B
Sl
a
v
e
+
S
e
qu.
AD
C
_
Q_POS
A
D
C_
Q
_
NE
G
AD
C
_
I_
POS
AD
C
_
I_
N
E
G
AD
C
_
I_
N
E
G
AD
C
_
I_
POS
AD
C
_
Q_POS
A
D
C_
Q
_
NE
G
PA
PA
GS
M
8
5
0
/
90
0 Inp
u
t
DCS
/P
CS
Inp
u
t
ESD
EG
G
S
u
b
S
yst
em
R
F
_W
B_PA
0_E
R
F
W
B
_PA1
_E
RF
WB
_
P
WRD
E
T_
E
Arb
itra
te
& M
u
x
R
F
_C
T
R
L_C
LK
RF
_C
T
R
L
_
DA
T
A
TI
M
GE
N
SE
R
CO
N
CLK
CO
N
VA
DF
S
E
GS
M
CR
Y
P
T
O
16
32+
3
32+
3
32+
3
32+
3
32+
3
16
26
MH
z
16
16
32+
3
16
16
TX
IF
RX
IF
RF
IF
32+
4
32
+
3
32
+
3
32
+
4
16
16
16
T
X_AD
C
_ST
R
B
26 M
H
z
10
0
moh
m
25
mo
hm
uP
SAFETY
VBAT
BD
ATA
BAT
T
E
RY
GND
IM
EAS
VM
EAS
S-D
AD
C
CHR
E
G
CH
S
E
N
S
E
+
C
H
SEN
SE-
F
G
SEN
SE+
F
G
SEN
SE-
DC
IO
VBU
S
UA
R
T
BD
AT
A
I2C
VBAT
TR
IC
K
L
E
VBAT
DC
IO
Ba
tte
ry
DCIO
DE
T
US
B
DE
T
US
B
CHRG
CO
NT
RO
L
DCIO
C
HRG
CO
NT
RO
L
SI
M
LDO
SI
M
c
a
rd
C1
C2
C3
C5
C6
C7
Di
g
it
a
l
B
a
s
e
b
and
C
ont
ro
ller
De
c
a
p
s
R
X
/T
X
/CT
S
/RT
S
TX
/R
X
/S
D
ARM9 Su
b sys
te
m
AR
M
9
26
D
Ca
c
h
e
16
kB
I
Ca
c
h
e
32 k
B
AH
B
Mas
ter
MM
U
I M
e
m
Co
n
tro
l
D M
e
m
Co
n
tr
o
l
ARM
9E
J-S
TL
B
DT
CM
8 k
B
ITC
M
26 kB
ETM
IF
ETM
9
A
H
B BUS I
F
J
T
AG
D
E
BU
G
TC
M
I
F
EIC
E
AH
B
Mas
ter
To
M
u
x
LC
D
T
EM
P
Pl
a
c
e
d
cl
o
s
e
t
o
LC
D
2.
7
5
V
VR
AD
8
JT
A
G
IF
JT
A
G
13
R
F
_C
T
R
L_S
T
R
B
1
NC
R
F
_C
T
R
L_S
T
R
B
0
IN
TC
O
N
FS_
U
SB/
HS
_
U
S
B
ED
C
ETX
Ac
c
e
s
s
Ti
m
e
r
Bo
o
t R
O
M
8k
x
32
bi
t
AR
B
AR
B
AR
B
AHB S
la
v
e
JT
A
G
P
DRO
M
40
0 k
B
SSR
A
M
36
2 k
B
CE
V
A
-
X1
6
2
0
GP
IO
IC
U
PM
U
CR
U
Ti
m
e
r0
Ti
m
e
r1
64 kB
IRA
M
64 kB
DRAM
AH
B M
AH
B
S
CE
V
A
A
H
B
M
a
st
er
DS
P
Su
b
s
y
s
te
m
DC
O
N
DCON
SYSC
LK1
SPI BU
S
C
O
N
VBU
S
D+
D-
GN
D
V
IO
1.
8V
HS
_DIR
HS
_
S
T
P
H
S
_C
LO
C
K
HS
_
N
X
T
HS
_
D
A
T
0
-7
H
S
-US
B
T
ran
scei
v
er w
ith
UL
P
I,
I
S
P
1508
UL
P
I
if
l
ogi
c
S
e
ri
al
iz
er
D
e
s
e
ri
al
iz
er
CL
O
C
K
D0
-D
7
DI
R
ST
P
NX
T
Re
g
ma
p
U
SB 2
.0
A
T
X
T
e
rm
inati
o
n
Re
s
is
to
rs
PO
R
PL
L
DP
DM
OS
C
R
E
SET
XI
XO
G
lobal
r
e
s
e
t
1
1
ID det
ID
VB
U
S
Co
m
p
Ch
rg
/
d
isch
rg
re
si
st
o
rs
Chr
g
.
pump
su
p
p
ly
VBU
S
CA
Vo
lt
a
g
e
re
g
u
la
to
rs
VBA
T
VD
D
1
V8
VD
D
3
V3
In
te
rn
a
l
po
w
e
r
FS
W_
N
Int Ref
Vo
lt
a
g
e
RE
F
ID
VBAT
VI
O
SYSC
L
K
2
n
UL
P
I_
C
S
CS
n
VBAT
2
.75 V
1.
8 V
1.
3 V
1.
2
/1.
0
5
V
S
upp
ly
C
o
lo
ur
Co
d
e
s
VI
O
1.8V
Vc
c
VI
R
2.75
V
IR
DA
_
R
X
IR
RC
IR
DA
_
S
D
IR
DA
_
T
X
RX
D
I/O
&
S
upp
ly
Lo
g &
Co
n
tr
AM
P
MO
D
E
TX
D
RC
CO
M
P
IR
D
A
Ha
ll
se
ns
o
r
VIO
1.
8 V
M
obil
e
SD
R
A
M
x
xx Mb
it
A(0
-11)
CK
E
CL
K
CS
WE
CA
S
RA
S
BA1
BA0
UDQ
M
LD
QM
D
(0-15
)
VD
D
VD
D
Q
VS
S
VSS
Q
A1
5
A1
6
CK
E
CK
E
CK
E
CK
E
CK
E
CK
E
CK
E
CK
E
M
obile
SD
R
A
M
12
8 M
b
it
A(0-11)
CK
E
CL
K
CS
WE
CA
S
RA
S
BA1
BA0
UD
Q
M
LD
QM
D
(0
-15)
VD
D
VD
D
Q
VSS
V
SSQ
A1
4
A1
5
CK
E
CK
E
CK
E
CK
E
CK
E
CK
E
BE0
BE1
NAN
D F
la
s
h
12
8 M
b
it
-
>
WP
CE
RE
WE
CL
E
ALE
D
(0-15
VD
D
VSS
R/
B
R
E
SET
O
0
1.
8
V
VI
O
S
DRAM
C
o
n
tro
ll
e
r
S
DRA
M
, NOR(p
),
P
s
R
A
M
(p
)
AH
B
Sl
a
v
e
EM
IF
C
o
n
tro
l
AH
B
Sl
a
v
e
Sta
tic
M
e
m
o
ry
C
ontr
o
ll
e
r
SRAM
, Ps
RAM
(p
,b
),
NOR
(p
,b
),
NA
ND(8
,1
6
) Ec
c
AH
B
Sl
a
v
e
SD
R
A
M
C
o
nt
ro
lle
r
SDRAM
, N
O
R(p
),
P
s
R
A
M
(p
)
AH
B
Sl
a
v
e
S
har
e
d
E
M
IF
1.
8 V
VIO
1.
8
V
VIO
1.
8
V
VIO
39
56
M
U
X
A
(16
-2
6)
M
e
m
o
ry
int
er
fa
ce
EM
IF
Arb
ite
r
AR
B
AR
B
Im
p
o
rt
an
t:
T
h
e
pur
po
se
of
this
blo
c
k
sch
em
atic
is t
o
g
ive
an
ove
rv
iew o
f t
h
e
pl
a
tfo
rm
. I
t sh
al
l
b
e
u
se
d
to f
ind
w
h
at
di
ff
er
ent
as
ics a
re
u
s
ed
an
d
how
th
ey
ar
e co
nn
ec
ted
to
ea
ch o
th
e
r.
It
also
sh
ow
s so
m
e
d
e
vic
e
s
c
on
ne
cte
d
to
the
pla
tfo
rm
a
n
d
wh
ich
inte
rf
a
ce
s to
u
s
e.
It is
no
t a
com
p
lete
an
d
fi
n
a
lised
sc
he
ma
ti
c a
n
d
sh
all n
o
t be
use
d
as s
u
ch
. T
h
e a
c
tu
al
i
m
p
lem
en
tat
ion
i
n
R
e
fe
re
nc
e
D
e
s
ign
or
cu
sto
m
e
rs
de
sign
, c
a
n
d
iff
e
r fr
om
wh
at
is
sho
w
n
he
re
.
How
e
ve
r
the
int
e
n
tion
is t
o
s
h
ow
all
fun
ctio
na
l sig
na
ls
on
th
e E
M
P
a
s
ics,
bu
t n
o
t
n
e
c
ess
a
ry
o
n
a
ll de
vice
s
e
x
te
rn
a
l t
o
t
h
e
p
la
tf
or
m.
B
lue
to
oth
B
a
s
e
ba
nd
To
C
a
m
e
ra
T
o
Me
mo
ry
E
x
te
rn
al
t
o
P
la
tfo
rm
In
ter
n
al to
P
lat
for
m
24
TI
M
E
R
1
32
DM
UC
32
23
16
17
18
19
20
21
22
25
24
32
33
24
25
26
27
28
29
30
31
RX
TX
CT
S
RT
S
S
E
RCO
N
DA
CO
0
DA
CO
1
DA
CO
2
DA
CO
3
DA
C1
11 b
its
DA
C4
11 b
its
DA
C3
11 b
its
DA
C2
11 b
its
LNA
LNA
LNA
LNA
LNA
A
D
A
D
0
90
LP
F
+
ChP
Ph
D
÷
N.
M
VCO
LP
F
ChP
Ph
D
÷
N.
M
+
0
90
+
DAC
DA
C
XO
DA
C
VCO
VCO
LNA
LNA
WCD
M
A
L
B
W
C
DM
A
HB
W
C
DM
A
HB
W
C
DM
A
HB
CL
K
DA
T
A
ST
R
O
B
E
Se
ri
a
l
C
ont
ro
l
WT
xQ
B
WT
xQ
A
WT
xI
B
WT
xI
A
GS
M
/E
D
G
E
AM
DAC
RFC
tr
l1
RFC
tr
l2
RF
Ct
rl
1
RF
Ct
rl
2
GSM
/
ED
GE H
B
GSM
/
ED
GE LB
W
C
D
M
A LB
WCD
M
A
H
B
W
C
DM
A
HB
GS
M
/E
D
G
E
LB
GS
M
/E
D
G
E
LB
GS
M
/E
D
G
E
HB
GS
M
/E
D
G
E
HB
WRx
IA
WRx
IB
WR
xQ
B
WR
xQ
A
E
D
at
aA
E
D
at
aB
ED
at
aC
ED
at
aSt
r
WCD
M
A
/GS
M
/G
P
RS
/E
DG
E
T
R
X
MC
L
K
CL
K
R
E
Q
M
C
LKSec
XO
XO
n
XO
p
26MH
z
X-
ta
l
AN
T
S
W
2
AN
T
S
W
0
AN
T
S
W
1
AN
T
S
W
3
AN
T
_
SW
3
O
R
VB
AT
W
PA_A_EN
W
PA_B_EN
WP
O
W
_
D
E
T
_
E
N
W
PA_C
_EN
Vc
c
W
PA
Vc
c
W
PA
Po
w
e
r
cou
p
le
r
Po
w
e
r
cou
p
le
r
Vc
c
W
PA
Vc
c
W
PA
RF
P
o
w
d
e
t
De
t
En
Bi
a
s
DE
T
En
Bi
a
s
DE
T
En
Bi
a
s
DE
T
En
U
L
: 1
9
2
0
–
198
0 M
H
z
D
L
: 2
1
1
0
–
217
0 M
H
z
U
L
: 1
7
4
9
.9
–
1
7
8
4
.9
M
H
z
D
L
: 1
8
4
4
.9
–
1
8
7
9
.9
M
H
z
U
L
: 83
0 –
8
4
0
M
H
z
D
L
: 87
5 –
8
8
5
M
H
z
82
4 –
915
MH
z
17
10 –
1
9
1
0
M
H
z
19
30 –
1
9
9
0
M
H
z
18
05 –
1
8
8
0
M
H
z
92
5 –
960
MH
z
86
9 –
894
MH
z
W
D
CDCRE
F
WP
O
W
_
D
ET
_
E
N
RF
T
E
MP
T
E
M
PBI
A
S
Pl
a
c
e
d
c
lo
s
e to
RF
FB
Sw
it
c
h
PW
M
/P
F
M
En
C
ontr
o
l
Lo
gi
c
RF
Ctr
l1
R
S
232
De
b
u
g
e
qui
pm
.
CD
I
ISP
CD
S
CDS
IS
P
T
o
IN
T
C
O
N
on A
p
p s
ide
SE
R
V
IC
En
R0
R1
R2
R3
R4
C0
C
1
C2
C3
C4
1
8
7
6
5
4
3
2
0
9
#
*
C5
M
e
m
o
ry
Ca
rd
M
S
/M
M
C
/SD
Pu
llu
p
s
/d
ow
ns
WLA
N
APP
_GPI
O
INT
MC
L
K
32k
H
z
VI
O
1.
8V
VB
AT
RE
S
O
UT
x
RS
T
SP
I
DV
B
-H
A
PP_GPI
O
INT
MC
LK
32k
H
z
VI
O
1.
8
V
VB
AT
R
ESOU
T
x
RS
T
SP
I
A_
G
P
S
GPS
S
T
A
R
T
Sy
n
c
h
MC
L
K
32k
H
z
VI
O
1.
8V
VB
AT
RE
S
O
UT
x
RS
T
UA
RT
MM
C
_
DA
TA
5
MM
C
_
DA
TA
4
MM
C
_
DA
TA
7
MM
C
_
DA
TA
6
M
M
C_
D
A
T
A
DI
R
F
L
ASH
_2
F
L
ASH
_0
F
L
ASH
_1
S
H
UT
TE
R0
S
H
UT
TE
R1
F
la
s
hg
un
and
s
hut
te
r c
o
n
tr
o
l
Ca
m
e
ra
da
ta
8 b
it
M
M
C
Figure 3-1-1 TU750 Block Diagram