- 39 -
7. Block Diagram
7. Block Diagram
7.1 BB Block Diagram
Memory Interface
Key Matrix
Addr
21
Data
16
Key Button
KBC 5
KBR 5
CPU
(ARM7)
DSP
(LEAD2)
ARM Serial Port(SPI)
SIM Interface
OMEGA Interrupt
ON/OFF Interrupt
Control
JTAG & Debug
Baseband Serial Port
Voiceband Serial Port
MCU Serial Port
OMEGA
ULYSSE
MIC
RCV
MISC. I/O Input
(ADCs)
x 5
GPIO
MCLK & RTC
Melody IC : 5
LCD : 2
EARJACK : 2
Memory : 2
Flip : 1
Vibrator : 1
SIM : 1
H/F : 1
SPKEN : 1
16
SPK
SPKEN
JACKE
N
6
VR1(1.8V)
VR2(2.9V)
VR3(2.9V)
VR1B(2.0V)
VR2B(2.9V)
Backup Battery
(Li,5.0mAh)
Main Battery
(Li-Ion,600mAh)
VBAT
GND
Microwire
Interface
3
URAT & Serial Interface
7
26-Pin I/O Conn.
LCD
RF Interface
A/S
UL
Filter
Digital
Mod.
DAC
& Filter
-5dB
PGA
PGA
DL
Filter
Volume
Control
SideTone
25.6dB
Voiceband Codec
VMB
VBB
BB-Switch
VR1
BU
VR2
BU
VR2B
BU
VR3
VR1B
VR2
VR1
VR2B
Controlled by
BUMODE
VRx,VRxBU,VREF
,IREF,UVLO
RESPWRON
Z
ON_OFF
RSTZ
CP,IPTAT
UPR
Voltage Regulation & Battery Management
VRPC_STA
T
Debounce
WDT
SIMLDO
VAUX
ADC
2.5dB
Cos
Tabl
e
Sine
Tabl
e
Anti-aliasing
Filter
Anti-aliasing
Filter
Sigma-Delta
Modulator
Sigma-Delta
Modulator
SINC
Filter
SINC
Filter
FIR
Filter
FIR
Filter
Offset
Reg.
Offset
Reg.
-
-
+
+
Fs=6.5MHz
Fs=1.08MHz
Fs=270.8kHz
Timing
Control
Offset
Reg.
Low-pass
Filter
Low-pass
Filter
10-bit
DAC
10-bit
DAC
6-bit
DAC
6-bit
DAC
Burst
Buffer1
Burst
Buffer2
GMSK
Modulator
Offset
Reg.
16X270kHz
270kHz
from TSP
from BSP
to BSP
Downlink Block
Uplink Block
Baseband Codec
SIM Card Shifter
BULQM
BULQP
BULI
M
BULIP
BDLQM
BDLQP
BDLIM
BDLIP
Memory
(32M/4M)
Flash
(32M)
Data
(4M)
- JTAG : 4 Pin
- UART1 : 2 Pin
- UART2 : 5 Pin
- Aux Audio : 4 Pin
- Handsfree : 1 Pin
- Batt : 2 Pin
- Charging : 2 Pin
- Power-On : 1 Pin
- Vcc : 1 Pin
- GND : 4 Pin
On/Off Button
JTAG Port
32.768kHz
SIM
Card
A/S
Time Serial Port
Time Serial Port
RF Chipset Control
MCLK(13MHz)
To Ulysse &
Omega
From TCXO in
RF Part
LG-500 Baseband Block-Diagram
VDX
VCK
VFS
VRX
EARPHONE JACK
Batt_Temp
Batt_ID
AFC
APC
Batt_ID
Batt_Temp
Radio_Temp
Hook_Detect
BDLQM
BDLQP
BDLIM
BDLIP
BULQM
BULQP
BULI
M
BULIP
EN
SYN_EN
PA_ON
DATA
CLK
APC
AFC
XO_ENA
RF_ENA
Radio_Temp
Power Supply
2
From TCXO in
RF Part
CLK13M
To RF Pascal &
Synthesizer(5 Pin)
VR1
VR2
VR2B
Internal SRAM(2M)
2
2
*A/S : Analog Switch
3
Melody IC
To Yamaha
Melody IC
From SPI in
Ulysse
To SPK
Melody IC
Summary of Contents for LG500
Page 1: ...GSM Phone SERVICE MANUAL MODEL LG 500 SERVICE MANUAL MODEL LG 500 ...
Page 37: ... 36 6 PCB Diagram Testpoint Description ...
Page 38: ... 37 6 PCB Diagram Testpoint Description ...
Page 39: ... 38 ...
Page 41: ... 40 7 2 RF Block Diagram ...
Page 42: ... 41 8 Schematic Diagram 8 Schematic Diagram ...
Page 43: ... 42 8 1 Baseband ...
Page 44: ... 43 8 Schematic Diagram 8 1 1 Baseband ...
Page 45: ... 44 8 1 2 Memory devices ...
Page 46: ... 45 8 Schematic Diagram 8 1 3 Audio ...
Page 47: ... 46 8 1 4 MMI ...
Page 48: ... 47 8 Schematic Diagram 8 2 RF top schematic 8 2 1 Baseband parts in RF ...
Page 49: ... 48 8 2 2 Pascal RF ...
Page 50: ... 49 8 Schematic Diagram 8 2 3 Hitachi PA ...
Page 51: ... 50 ...
Page 62: ...2 Specification Feature 61 ...
Page 63: ...P N AMBB0000201 April 2001 ...