
5-14
5.5.4 Relay power control
A relay power control circuit, made up of U106, U107,
Q100, Q101, and associated components, keeps power
dissipated in relay coils at a minimum, thus reducing
possible problems caused by thermal EMFs.
During steady-state operation, the relay supply volt-
age, +V, is regulated to +3.5V to minimize coil power
dissipation. When a relay is
Þ
rst closed, the STROBE
pulse applied to U106 changes the parameters of the re-
lay supply voltage regulator, Q100, allowing the relay
supply voltage, +V, to rise to +5.7V for about 100msec.
This brief voltage rise ensures that relays close as
quickly as possible. After the 100msec period has
elapsed, the relay supply voltage (+V) drops back
down to its nominal steady-state value of +3.5V.
5.5.5 Power-on safeguard
NOTE
The power-on safeguard circuit dis-
cussed below is actually located on the
digital board in the Model 7001 main-
frame.
Figure 5-10
Transmit and acknowledge sequence
ID CLK
Acknowledge
Start
1
8
9
(Data output
from mainframe
or ROM)
IDDATA
(Data output
from mainframe
or ROM)
IDDATA
A power-on safeguard circuit, made up of U114 (a D-
type
ß
ip-
ß
op) and associated components, ensures
that relays do not randomly energize on power-up and
power-down. This circuit disables all relays (all relays
are open) during power-up and power-down periods.
The PRESET line on the D-type
ß
ip-
ß
op is controlled
by the 68302 microprocessor, while the CLK line of the
D-type
ß
ip-
ß
op is controlled by a VIA port line on the
68302 processor. The Q output of the
ß
ip-
ß
op drives
each switch card relay driver IC enable pin (U100-
U104, pin 8).
When the 68302 microprocessor is in the reset mode,
the
ß
ip-
ß
op PRESET line is held low, and Q out imme-
diately goes high, disabling all relays (relay driver IC
enable pins are high, disabling the relays.) After the re-
set condition elapses (
≈
200msec), PRESET goes high
while Q out stays high. When the
Þ
rst valid STROBE
pulse occurs, a low logic level is clocked into the D-
type
ß
ip-
ß
op, setting Q out low and enabling all relay
drivers simultaneously. Note that Q out stays low, (en-
abling relay drivers) until the 68302 processor goes into
a reset condition.
Artisan Scientific - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisan-scientific.com
Summary of Contents for 7012-C
Page 83: ...2 25917 ...
Page 84: ...TC17 100 25917 2 ...
Page 86: ......
Page 87: ......
Page 89: ......
Page 90: ......