22
Introduction
Reference Clock
The
PXIe-62314T
backplane supplies a single-ended 10MHz
reference clock (PXI_CLK10) and differential 100MHz clock
(PXIe_CLK100) to each peripheral slot for inter-module syn-
chronization. The independent buffers drive the clock signal to
each peripheral slot.
These common reference clock signals can synchronize multi-
ple modules in a PXI Express chassis. PXI modules with
phase-lock loop circuits can lock reference clocks to generate
an in-phase timebase.
The PXI_CLK10 and PXIe_CLK100 clocks are in-phase
according to the PXI-5 specification.
Summary of Contents for Thunderbolt PXIe-62314T
Page 8: ...viii List of Figures This page intentionally left blank...
Page 10: ...x List of Tables This page intentionally left blank...
Page 20: ...10 Introduction Figure 1 5 RightView Figure 1 6 Rear View...
Page 21: ...Introduction 11 Figure 1 7 Bottom View 2 164 2 179 80 18 20 18 20...
Page 48: ...38 Maintenance This page intentionally left blank...
