![background image](http://html2.mh-extra.com/html/jcm-global/dbv-series/dbv-series_integration-manual_3536937030.webp)
}
.
22
S
tandard Interface Circuit Schematics (Continued 3)
illu
strates
th
e DBV
-40
0 ID-0
02 Pulse
Interface Schematic
Di
agram.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
IN12V/24V
GND
IN12V/24V
GND
Master Receive
Master Transmit
Common
TxD
RxD
GND
TxD
(TTL)/CTS
LED Power
D/E
Soft-R
Busy
Abn
IN12V/24V
GND
IN12V/24V
GND
Master Receive
Master Transmit
Common
TxD
RxD
GND
TxD
(TTL)/CTS
LED Power
D/E
Soft-R
Busy
Abn
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
Power
Power
INLINE1
5V
10k
100P
5V
Sleep Control
CON
T
R
O
LLER SIDE
DBV
-40
0 SIDE
Figure
1
6
DBV
-40
0 ID-
0
02
Pu
lse In
te
rface
Sche
matic
Diag
ra
m