![background image](http://html2.mh-extra.com/html/jcm-global/dbv-series/dbv-series_integration-manual_3536937027.webp)
}
.
19
6
S
TA
NDARD INTERFACE CIRCUIT SCHEMATICS
illu
strates
th
e DBV
-40
0 ID-0
03
MDB P
hot
o-Cou
pler Isol
atio
n
Interface Schemat
ic
Diag
ram.
Power
Power
5V
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
IN12V/24V
GND
IN12V/24V
GND
Master Receive
Common
TxD
RxD
GND
TxD
(TTL)/CTS
LED Power
D/E
Soft-R
Busy
Abn
IN12V/24V
GND
IN12V/24V
GND
Master Receive
Common
RxD
GND
TxD
(TTL)/CTS
LED Power
D/E
Soft-R
Busy
Abn
TLP781
5V
100pF
1SS352
5V
3.3V
TLP781
1SS352
100pF
3.3V
100K
1SS357
Sleep Control
INLINE1
IFSEL1
IFSEL2
WAKEUP
Y0
Y1
Y2
Y3
Y4
Y5
Y6 Y7
A
B
C
Master Transmit
Master Transmit
TxD
CONTROLLER
SID
E
DBV
-40
0 SIDE
Figur
e 13
DBV
-4
00 ID-
0
03
MDB
Ph
oto-
Co
upl
er Is
olation
In
te
rface Schem
atic Diag
ram