
A. Document Revision History for the Intel MAX 10 JTAG
Boundary-Scan Testing User Guide
Document
Version
Changes
2019.05.10
• Renamed the document as Intel MAX 10 JTAG Boundary-Scan Testing User Guide.
• Added single-supply device "10M02 (U324)" in IDCODE Information for Intel MAX 10 Devices table.
• Updated single-supply device "10M02" to "10M02 (All except U324)" in IDCODE Information for
Intel MAX 10 Devices table.
• Added references to
TDI
and
TDO
pins for description of forced test data and captured data in Intel
MAX 10 JTAG BST Overview chapter.
Date
Version
Changes
February 2017
2017.02.21
Rebranded as Intel.
May 2015
2015.05.04
Added note on about performing the boundary-scan testing in 'Overview'.
September 2014
2014.09.22
Initial release.
UG-M10JTAG | 2019.05.10
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.