5. Enabling and Disabling JTAG BST Circuitry
The JTAG BST circuitry in Intel MAX 10 devices is automatically enabled after the
power-up.
To ensure that you do not inadvertently enable the JTAG BST circuitry when it is not
required, disable the circuitry permanently with pin connections as listed in the
following table.
Table 6.
Pin Connections to Permanently Disable the JTAG BST Circuitry in Intel MAX
10 Devices
JTAG Pins
Connection to Disable
TMS
V
CCIO
supply of Bank 1B
TCK
GND
TDI
V
CCIO
supply of Bank 1B
TDO
Leave open
You must enable this circuitry only if you use the BST or in-system programming (ISP)
features.
UG-M10JTAG | 2019.05.10
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
