![Intel 80960HA Datasheet Download Page 48](http://html1.mh-extra.com/html/intel/80960ha/80960ha_datasheet_2071556048.webp)
80960HA/HD/HT
48
Datasheet
Figure 15. Hold Acknowledge Timings
Figure 16. Bus Backoff (BOFF) Timings
CLKIN
1.5 V
1.5 V
1.5 V
HOLD
T
IS
T
IH
1.5 V
T
IH
T
IS
HOLDA
T
OV1
Min
Min
Min
Min
T
OV1
Max
Min
Max
Min
T
OH1
T
OH1
T
OV
T
OH
— OUTPUT DELAY - The maximum output delay is referred to as the Output Valid Delay (T
OV
).
The minimum output delay is referred to as the Output Hold (T
OH
).
T
IS
T
IH
— INPUT SETUP AND HOLD - The input setup and hold requirements specify the sampling window
during which synchronous inputs must be stable for correct processor operation.
1.5 V
1.5 V
1.5 V
1.5 V
1.5 V
CLKIN
1.5 V
1.5 V
1.5 V
BOFF
T
IS
T
IH
T
IH
T
IS
1.5 V
1.5 V
1.5 V