Infineon Cypress CYTVII-B-E-2M-176-CPU User Manual Download Page 3

Copyrights

CYTVII-B-E-2M-176-CPU Evaluation Board User Guide, Document Number. 002-29049 Rev. **

2

Copyrights

© Cypress Semiconductor Corporation, 2019. This document is the property of Cypress Semiconductor Corporation and its
subsidiaries  (“Cypress”).  This  document,  including  any  software  or  firmware  included  or  referenced  in  this  document
(“Software”), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries
worldwide.  Cypress  reserves  all  rights  under  such  laws  and  treaties  and  does  not,  except  as  specifically  stated  in  this
paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is
not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use
of  the  Software,  then  Cypress  hereby  grants  you  a  personal,  non-exclusive,  nontransferable  license  (without  the  right  to
sublicense)  (1)  under  its  copyright  rights  in  the  Software  (a)  for  Software  provided  in  source  code  form,  to  modify  and
reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to
distribute  the  Software  in  binary  code  form  externally  to  end  users  (either  directly  or  indirectly  through  resellers  and
distributors),  solely  for  use  on  Cypress  hardware  product  units,  and  (2)  under  those  claims  of  Cypress's  patents  that  are
infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for
use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is
prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING,
BUT  NOT  LIMITED  TO,  THE  IMPLIED  WARRANTIES  OF  MERCHANTABILITY  AND  FITNESS  FOR  A  PARTICULAR
PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress
hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access
to  or  use  of  a  Cypress  product.  CYPRESS  DOES  NOT  REPRESENT,  WARRANT,  OR  GUARANTEE  THAT  CYPRESS
PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK,
VIRUSES,  INTERFERENCE,  HACKING,  DATA  LOSS  OR  THEFT,  OR  OTHER  SECURITY  INTRUSION  (collectively,
“Security  Breach”).  Cypress  disclaims  any  liability  relating  to  any  Security  Breach,  and  you  shall  and  hereby  do  release
Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in
these materials may contain design defects or errors known as errata which may cause the product to deviate from published
specifications.  To  the  extent  permitted  by  applicable  law,  Cypress  reserves  the  right  to  make  changes  to  this  document
without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit
described  in  this  document.  Any  information  provided  in  this  document,  including  any  sample  design  information  or
programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly
design, program, and test the functionality and safety of any application made of this information and any resulting product.
“High-Risk  Device”  means  any  device  or  system  whose  failure  could  cause  personal  injury,  death,  or  property  damage.
Examples  of  High-Risk  Devices  are  weapons,  nuclear  installations,  surgical  implants,  and  other  medical  devices.  “Critical
Component” means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause,
directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole
or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a
Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers,
employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses,
arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any
use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for
use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for
the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given
you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have
signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-
RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more
complete  list  of  Cypress  trademarks,  visit  cypress.com.  Other  names  and  brands  may  be  claimed  as  property  of  their
respective owners.

Disclaimer of Schematics and Layouts:

 This material constitutes a reference design. CYPRESS MAKES NO WARRANTY

OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO. THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the
right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising
out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as
critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant
injury  to  the  user.  The  inclusion  of  Cypress  products  in  a  life-support  systems  application  implies  that  the  manufacturer
assumes all risk of such use and in doing so indemnifies Cypress against all changes.

Summary of Contents for Cypress CYTVII-B-E-2M-176-CPU

Page 1: ...www infineon com...

Page 2: ...CYTVII B E 2M 176 CPU Evaluation Board User Guide Document Number 002 29049 Rev Cypress Semiconductor 198 Champion Court San Jose CA 95134 1709 www cypress com...

Page 3: ...ty arising out of the application or use of any product or circuit described in this document Any information provided in this document including any sample design information or programming code is p...

Page 4: ...ts 1 Introduction 4 1 1 Precautions and Warnings 4 2 Overview 5 2 1 Functional Overview 7 3 Operation 8 4 Connections and Settings 10 A Schematics of CPU Board 17 B Component Assembly on CPU Board 36...

Page 5: ...ork with the combination CPU board base board and provides guidance to use features of the eval uation platform 1 1 Precautions and Warnings The evaluation board must be handled by qualified personnel...

Page 6: ...YT2B98CAE Traveo II device is compatible with CYT2B78CAE Traveo II device so the socketed board meant to evaluate the CYT2B78CAE Traveo II devices can also be used to evaluate the CYT2B98CAE Traveo II...

Page 7: ...2 Traveo II Base board CYTVII B E BB Two Samtec connectors on the CPU board and the corresponding mating connectors on the base board are used to connect signals across the two boards When put togeth...

Page 8: ...surement of device current on VDDIO VDDA and VDDD using jumpers J6 J8 and J10 respectively 8 Samtec connector interface J21 and J22 for connecting to the base board CYTVII B E BB The Traveo II base bo...

Page 9: ...is inserted into the socket Remove the four screws on the socket using the screwdriver provided in the box and open the socket cover If the device is not present place one carefully using a vacuum pic...

Page 10: ...ing tool to one of the programming interfaces J17 J18 J19 J20 Programming tool options are GHS Trace on J20 IAR I jet on J18 or J19 MiniProg3 on J19 8 Install the appropriate programming IDE on a PC T...

Page 11: ...transceiver on the base board connect jumpers J37 J39 J40 J43 10 LIN3 from the device uses the LIN3 transceiver on the base board connect jumpers J30 J31 J32 J35 11 LIN4 from the device uses the LIN4...

Page 12: ..._30 PWM_29_N TC_30_TR0 TC_29_TR1 SCB4_RTS SCB4_SCL SCB4_CLK LIN8_RX JP6 13 P10 3 PWM_31 PWM_30_N TC_31_TR0 TC_30_TR1 SCB4_CTS SCB4_SEL0 LIN8_TX JP6 16 P10 4 PWM_32 PWM_31_N TC_32_TR0 TC_31_TR1 SCB4_SE...

Page 13: ...ADC 1 _23 JP7 8 P14 4 PWM_52 PWM_51_N TC_52_TR0 TC_51_TR1 TC_H_4_TR0 SCB2_SEL1 LIN6_EN ADC 1 _24 JP7 12 P14 5 PWM_53 PWM_52_N TC_53_TR0 TC_52_TR1 TC_H_4_TR1 SCB2_SEL2 CXPI2_RX ADC 1 _25 JP7 16 P14 6 P...

Page 14: ..._52_TR1 PWM_H_3 SCB1_SEL3 CAN1_2_TX TRACE_DATA_2 ADC 2 _6 JP11 6 P18 7 PWM_50 PWM_51_N TC_50_TR0 TC_51_TR1 PWM_H_3_N CAN1_2_RX TRACE_ DATA_3 ADC 2 _7 JP11 5 P19 0 PWM_M_3 PWM_50_N TC_M_3_TR0 TC_50_TR1...

Page 15: ...P 0 JP5 5 P21 5 PWM_37 PWM_38_N TC_37_TR0 TC_38_TR1 LIN0_RX JP1 3 P21 6 PWM_36 PWM_37_N TC_36_TR0 TC_37_TR1 LIN0_TX JP5 10 P21 7 PWM_35 PWM_36_N TC_35_TR0 TC_36_TR1 LIN0_EN CAL_SUP_NZ RTC_CAL JP5 18 P...

Page 16: ..._MUX 0 _1 SCB5_TX SCB5_SDA SCB5_MOSI LIN1_TX TRIG_IN 11 JP8 13 P4 2 PWM_6 PWM_5_N TC_6_TR0 TC_5_TR1 EXT_MUX 0 _2 SCB5_RTS SCB5_SCL SCB5_CLK LIN1_EN TRIG_IN 12 JP8 16 P4 3 PWM_7 PWM_6_N TC_7_TR0 TC_6_T...

Page 17: ...M_7 PWM_17_N TC_M_7_TR0 TC_17_TR1 LIN10_TX TRIG_IN 16 ADC 0 _14 JP11 12 P7 7 PWM_18 PWM_M_7_N TC_18_TR0 TC_M_7_TR1 LIN10_EN TRIG_IN 17 ADC 0 _15 JP11 9 P8 0 PWM_19 PWM_18_N TC_19_TR0 TC_18_TR1 LIN2_RX...

Page 18: ...CYTVII B E 2M 176 CPU Evaluation Board User Guide Document Number 002 29049 Rev 17 A Schematics of CPU Board This appendix contains the schematics of TVII B E 2M board...

Page 19: ...DUCTOR 2018 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By 6239956 C CYTVII B E 2M 176 CPU BOARD A4 2 20 Wednesday October 30 2019 BLOCK DIAGRA...

Page 20: ...CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By 6239956 C CYTVII B E 2M 176 CPU BOARD A4 3 20 Wednesday October 30 2019 POWER ARCHITECTURE VJYM SPPD SCH Title Size Document Number Rev Date...

Page 21: ...408 943 2600 Approved By 6239956 C CYTVII B E 2M 176 CPU BOARD A4 4 20 Wednesday October 30 2019 5V POWER INPUT VJYM SPPD SCH Title Size Document Number Rev Date Sheet o f CYPRESS SEMICONDUCTOR 2018 P...

Page 22: ...tle Size Document Number Rev Date Sheet o f CYPRESS SEMICONDUCTOR 2018 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By 6239956 C CYTVII B E 2M 1...

Page 23: ...CYPRESS SEMICONDUCTOR 2018 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By 6239956 C CYTVII B E 2M 176 CPU BOARD A4 6 20 Wednesday October 30 2...

Page 24: ...6239956 C CYTVII B E 2M 176 CPU BOARD A4 7 20 Wednesday October 30 2019 UART TO USB RESET VJYM SPPD SCH Title Size Document Number Rev Date Sheet o f CYPRESS SEMICONDUCTOR 2018 Page Title Drawn By CYP...

Page 25: ...20 Wednesday October 30 2019 GPIO CLOCK AND FILTER VJYM SPPD SCH Title Size Document Number Rev Date Sheet o f CYPRESS SEMICONDUCTOR 2018 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT...

Page 26: ...TC_13_TR0 TC_14_TR1 SCB0_CTS SCB0_SDA SCB0_SEL0 CAN0_1_RX 5 P1 0 PWM_12 PWM_13_N TC_12_TR0 TC_13_TR1 PWM_H_4 SCB0_SCL SCB0_MISO 6 P1 1 PWM_11 PWM_12_N TC_11_TR0 TC_12_TR1 PWM_H_5 SCB0_SDA SCB0_MOSI 7...

Page 27: ...N7_RX 29 P5 1 PWM_10 PWM_9_N TC_10_TR0 TC_9_TR1 LIN7_TX 30 P5 2 PWM_11 PWM_10_N TC_11_TR0 TC_10_TR1 LIN7_EN 31 P5 3 PWM_12 PWM_11_N TC_12_TR0 TC_11_TR1 LIN2_RX 32 P5 4 PWM_13 PWM_12_N TC_13_TR0 TC_12_...

Page 28: ...C LQFP_176_2M P8 3 PWM_22 PWM_21_N TC_22_TR0 TC_21_TR1 TRIG_DBG 0 ADC 0 _18 59 P8 4 PWM_23 PWM_22_N TC_23_TR0 TC_22_TR1 TRIG_DBG 1 ADC 0 _19 60 P9 0 PWM_24 PWM_23_N TC_24_TR0 TC_23_TR1 ADC 0 _20 61 P9...

Page 29: ...WM_44_N TC_M_9_TR0 TC_44_TR1 EXT_MUX 2 _2 SCB3_RTS SCB3_SCL SCB3_CLK LIN3_EN CXPI1_EN ADC 1 _14 92 P13 3 PWM_45 PWM_M_9_N TC_45_TR0 TC_M_9_TR1 EXT_MUX 2 _EN SCB3_CTS SCB3_SEL0 ADC 1 _15 93 P13 4 PWM_M...

Page 30: ...20 P17 5 PWM_56 PWM_57_N TC_56_TR0 TC_57_TR1 SCB3_SEL1 121 P17 6 PWM_M_4 PWM_56_N TC_M_4_TR0 TC_56_TR1 SCB3_SEL2 122 P17 7 PWM_M_5 PWM_M_4_N TC_M_5_TR0 TC_M_4_TR1 123 P18 0 PWM_M_6 PWM_M_5_N TC_M_6_TR...

Page 31: ...47 P21 1 PWM_41 PWM_42_N TC_41_TR0 TC_42_TR1 WCO_OUT 148 P21 2 PWM_40 PWM_41_N TC_40_TR0 TC_41_TR1 TRIG_DBG 1 EXT_CLK ECO_IN 149 P21 3 PWM_39 PWM_40_N TC_39_TR0 TC_40_TR1 ECO_OUT 150 P21 4 PWM_38 PWM_...

Page 32: ...2018 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By 6239956 C CYTVII B E 2M 176 CPU BOARD A4 15 20 Wednesday October 30 2019 LQFP 176 P7 VJYM...

Page 33: ...YTVII B E 2M 176 CPU BOARD A4 16 20 Wednesday October 30 2019 B TO B CONNECTOR J22A VJYM SPPD SCH Title Size Document Number Rev Date Sheet o f CYPRESS SEMICONDUCTOR 2018 Page Title Drawn By CYPRESS S...

Page 34: ...5134 408 943 2600 Approved By 6239956 C CYTVII B E 2M 176 CPU BOARD A4 17 20 Wednesday October 30 2019 B TO B CONNECTOR J22B VJYM SPPD SCH Title Size Document Number Rev Date Sheet o f CYPRESS SEMICON...

Page 35: ...JOSE CA 95134 408 943 2600 Approved By 6239956 C CYTVII B E 2M 176 CPU BOARD A4 18 20 Wednesday October 30 2019 B TO B CONNECTOR J21A VJYM SPPD SCH Title Size Document Number Rev Date Sheet o f CYPRE...

Page 36: ...8 943 2600 Approved By 6239956 C CYTVII B E 2M 176 CPU BOARD A4 19 20 Wednesday October 30 2019 B TO B CONNECTOR J21B VJYM SPPD SCH Title Size Document Number Rev Date Sheet o f CYPRESS SEMICONDUCTOR...

Page 37: ...R78 R69 R70 R67 R68 R87 R89 R76 R91 R92 TP9 SW3 TP7 C44 R47 R39 C40 R42 R43 C38 R32 C26 C27 C22 C23 C18 C6 L1 J5 R3 R5 R4 J3 J2 J23 FL1 J6 J7 Y1 C5 R18 R17 R10 C9 R16 C8 C12 C17 100 C16 C14 C7 R14 R8...

Page 38: ...on CPU Board Figure B 2 Bottom Assembly of the PCB A R T F I L M S A S S Y A R T F I L M S A S S Y J 2 1 J 2 2 R 1 0 0 C 6 1 P C B E D G E U 1 2 C 6 2 R 9 9 R 9 8 R 9 7 C 5 3 C 5 9 C 5 8 C 5 7 C 5 5...

Page 39: ...CYTVII B E 2M 176 CPU Evaluation Board User Guide Document Number 002 29049 Rev 38 C Schematics of Base Board This appendix contains the schematics of the Base board on which CPU Board is mounted...

Page 40: ...e Document Number Rev Date Sheet o f CYPRESS SEMICONDUCTOR 2019 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By A TRAVEO II BASE BOARD B 3 18 We...

Page 41: ...EO II BASE BOARD B 4 18 Wednesday November 20 2019 BTOB CONNECTOR 01 BALA K SHANTANU SCH Title Size Document Number Rev Date Sheet o f CYPRESS SEMICONDUCTOR 2019 Page Title Drawn By CYPRESS SEMICONDUC...

Page 42: ...7 BB_ADC_11 17 CAN0_S 6 17 LIN1_WAKE 10 17 LIN1_SLP 10 17 SPI0_WP 15 17 CAN_SPI1_MISO 8 9 18 CAN_SPI1_MOSI 8 9 18 DEBUG_GPIO_21 5 DEBUG_GPIO_21_W 18 DEBUG_GPIO_22 5 DEBUG_GPIO_22_W 18 DEBUG_GPIO_25 5...

Page 43: ...UCTOR 2019 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By A TRAVEO II BASE BOARD B 6 18 Wednesday November 20 2019 CAN FD_0 TO 3 BALA K SHANTAN...

Page 44: ...Size Document Number Rev Date Sheet o f CYPRESS SEMICONDUCTOR 2019 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By A TRAVEO II BASE BOARD B 7 1...

Page 45: ...PRESS SEMICONDUCTOR 2019 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By A TRAVEO II BASE BOARD B 8 18 Wednesday November 20 2019 CAN FD_6 7 BAL...

Page 46: ...ESS SEMICONDUCTOR 2019 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By A TRAVEO II BASE BOARD B 9 18 Wednesday November 20 2019 CAN FD_8 9 BALA...

Page 47: ...ate Sheet o f CYPRESS SEMICONDUCTOR 2019 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By A TRAVEO II BASE BOARD B 10 18 Wednesday November 20 20...

Page 48: ...ber Rev Date Sheet o f CYPRESS SEMICONDUCTOR 2019 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By A TRAVEO II BASE BOARD B 11 18 Wednesday Novem...

Page 49: ...umber Rev Date Sheet o f CYPRESS SEMICONDUCTOR 2019 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By A TRAVEO II BASE BOARD B 12 18 Wednesday Nov...

Page 50: ...ze Document Number Rev Date Sheet o f CYPRESS SEMICONDUCTOR 2019 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By A TRAVEO II BASE BOARD B 13 18...

Page 51: ...itle Size Document Number Rev Date Sheet o f CYPRESS SEMICONDUCTOR 2019 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134 408 943 2600 Approved By A TRAVEO II BASE BOARD B...

Page 52: ...November 20 2019 CXPI EEPROM POT BALA K SHANTANU SCH Title Size Document Number Rev Date Sheet o f CYPRESS SEMICONDUCTOR 2019 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 9...

Page 53: ...20 2019 USER_LED PUSHBUTTON BALA K SHANTANU SCH Title Size Document Number Rev Date Sheet o f CYPRESS SEMICONDUCTOR 2019 Page Title Drawn By CYPRESS SEMICONDUCTOR 198 CHAMPION COURT SAN JOSE CA 95134...

Page 54: ...SER_BUTTON_3 5 16 CAN6_WAKE 4 8 CAN7_WAKE 4 8 SPI0_CLK 4 15 SPI0_SS 4 15 LIN1_SLP 5 10 LIN1_WAKE 5 10 CAN0_S 5 6 BB_USER_LED9 5 16 BB_USER_LED8 5 16 CAN1_RXD 5 6 CAN1_TXD 5 6 CAN1_S 5 6 CAN0_RXD 5 6 C...

Page 55: ..._GPIO_54 5 BB_GPIO_56_RESET 5 BB_PWM_9 5 CAN_SPI1_MISO 5 8 9 SPI0_HOLD 5 15 CAN_SPI1_SCK 5 8 9 CAN_SPI1_MOSI 5 8 9 UART0_RX 5 UART0_CTS 5 UART0_RTS 5 UART0_TX 5 BB_USER_LED7 5 16 BB_USER_LED5 5 16 BB_...

Page 56: ...P4 P5 P6 P7 P8 P9 J107 J119 J120 P10 J108 J8 J6 J11 J16 J23 J31 J32 J33 J34 J35 J39 J46 J45 J52 J59 J66 J70 J76 J81 J86 J97 J99 J94 J112 J117 J121 J114 J131 J125 J123 J122 J124 J118 J116 J115 J113 J11...

Page 57: ...9 R 8 1 C 4 0 C 4 3 C 4 2 D 2 3 C 4 1 U9 U 1 0 C 4 4 C 4 7 C 4 6 R 8 7 D 2 4 U 1 1 C 4 5 C 4 8 D 2 5 D 2 6 C 5 0 C 5 1 C 5 2 C 5 3 C 5 4 C 5 5 C 5 6 C 5 7 C 5 8 C 6 2 C 6 3 R 1 2 0 R 1 2 4 R 1 2 7 R 1...

Page 58: ...Number 002 29049 Rev 57 Revision History Document Revision History Document Title CYTVII B E 2M 176 CPU Evaluation Board User Guide Document Number 002 29049 Revision ECN Issue Date Description of Ch...

Reviews: