A
A
B
B
C
C
D
D
E
E
4
4
3
3
2
2
1
1
2.5V
3.3V
5V
1.8V
Caps with smaller capacitance values to be
closer to respective power pins compared to
those of larger values. All should be as
close as possible.
General decoupling cap placement:
(FP SCLK)
(FP D_FM)
(FP D_HOST)
(RDY_FM)
(ATN_FM)
(/ETHER_IRQ)
(VI_AVID)
(Reset_Audio)
2
(Input Only)
(AUDIO_SEL0)
(RST_CS4360)
E5_SDRAM_CS1
(MUTE)
(MIC_DET)
(SCART_GPIO)
(INT_VI)
(/RST_VI)
(BIO_PHY_PD)
(SCART_GPIO)
(SCART_GPIO)
(/RST_PHY)
(AUDIO_SEL1)
E5_GPIO6
OPEN FOR DW9916
HDW-10-310000-1
A1
E5.1
LSI Logic Corp
12
Monday, June 07, 2004
Title
Size
Document Number
Rev
Date:
Sheet
of
TRST_L
/WAIT
MCONFIG
/E5_CS2
/E5_CS1
E5_GPIO3
/E5_CS0
E5_GPIO5
E5_GPIO2
E5_UART2_TX
E5_GPIO4
E5_UART2_RX
AO_2
VI_CLK0
E5_GPIOx0
HD2
CLKI
VI_D6
E5_GPIOx2
E5_GPIOx5
HD4
HD0
AOSCLK
VI_D4
HD5
MCONFIG
E5_GPIO4
E5_GPIO5
VI_D5
VI_D8
VI_D9
E5_GPIOx3
E5_GPIOx6
AIMCLKO
TCK
HD12
HD11
HD10
E5_GPIO3
TDO
TMS
/WAIT
TDI
HD15
HD8
TDI
VI_D1
VI_D2
VI_D7
TDO
HD9
E5_GPIO1
VI_VSYNC
/E5_CS2
TCK
E5_GPIO0
TRST_L
E5_GPIOx7
HD3
E5_GPIO2
AIFSYNC
HD13
VI_D0
AISCLK
TMS
AOFSYNC
HD7
VI_D3
HD6
HD1
VR
EF
AOIEC
CLKX
AO_3
E5_GPIOx32
AOMCLKO
HD14
AO_1
E5_GPIOx1
E5_GPIOx4
E5_GPIOx35
E5_GPIOx33
E
5
_
S
DRA
M_
DQ
0
E
5
_
S
DRA
M_
DQ
1
2
E
5
_
S
DRA
M_
DQ
1
5
E
5
_
S
DRA
M_
DQ
2
0
E
5
_
S
DRA
M_
DQ
3
E
5
_
S
DRA
M_
DQ
1
8
E
5
_
S
DRA
M_
DQ
1
9
E
5
_
S
DRA
M_
DQ
2
9
E
5
_
S
DRA
M_
DQ
1
7
E
5
_
S
DRA
M_
DQ
2
1
E
5
_
S
DRA
M_
DQ
3
1
E
5
_
S
DRA
M_
DQ
2
5
E
5
_
S
DRA
M_
DQ
2
6
E
5
_
S
DRA
M_
DQ
1
6
E
5
_
S
DRA
M_
DQ
6
E
5
_
S
DRA
M_
DQ
1
4
E
5
_
S
DRA
M_
DQ
1
1
E
5
_
S
DRA
M_
DQ
2
E
5
_
S
DRA
M_
DQ
8
E
5
_
S
DRA
M_
DQ
9
E
5
_
S
DRA
M_
DQ
1
0
E
5
_
S
DRA
M_
DQ
1
3
E
5
_
S
DRA
M_
DQ
7
E
5
_
S
DRA
M_
DQ
2
3
E
5
_
S
DRA
M_
DQ
2
7
E
5
_
S
DRA
M_
DQ
2
2
E
5
_
S
DRA
M_
DQ
2
8
E
5
_
S
DRA
M_
DQ
3
0
E
5
_
S
DRA
M_
DQ
1
E
5
_
S
DRA
M_
DQ
4
E
5
_
S
DRA
M_
DQ
5
E
5
_
S
DRA
M_
DQ
2
4
E5_GPI
Ox
41
E5_GPIO1
E5_GPIO0
E5_SD
R
AM
_A15
E5_SD
R
AM
_A11
E5_SD
R
AM
_A10
E5_SD
R
AM
_A0
E5_SD
R
AM
_A8
E5_SD
R
AM
_A3
E5_SD
R
AM
_A1
E5_GPI
Ox
24
E5_GPIOx2
E5_GPIOx1
E5_GPIOx4
E5_GPIOx5
E5_GPIOx3
E5_GPIOx6
E5_GPIOx7
/DTACK
/DTACK
E5_GPI
Ox
42
E5_GPI
Ox
25
E5_SD
R
AM
_A14
E5_SD
R
AM
_A12
E5_SD
R
AM
_A9
E5_SD
R
AM
_A7
E5_SD
R
AM
_A6
E5_SD
R
AM
_A5
E5_SD
R
AM
_A4
E5_SD
R
AM
_A2
SPI_SCK
SPI_CS2
SPI_MOSI
SPI_MISO
DI
DO
CL
CE
VI_D[9..0]
9
C
10
CVBS
10
Pr/R
10
Pb/B
10
Y/G
10
AO_IEC958
5
AI_FSYNC
11
AI_SCLK
11
AI_MCLKO
11
AO_MCLKO
11
AO_FSYNC
11
AO_D3
11
AO_D2
11
AO_D1
11
AO_SCLK
11
E5_SDRAM_DQ[31..0] 3
E5_ALE 5,6
/E5_WEL 5,6
/E5_OE 5,6
HD[15..0]
5,6
BI
O_PH
Y_D
AT
A3
7
BI
O_PH
Y_D
AT
A6
7
BI
O_LPS
7
E5_MA5 5,6
ATAPI_IORDY 6
E
5
_
S
DRA
M_
DQ
S
2
3
E5_SDRAM_CLK#1
3
E5_MA3 5,6
ATAPI_DIOR_L 6
ATAPI_DATA15 6
E5_UART2_RX 5
E5_SDRAM_CLK#0
3
BI
O_PH
Y_D
AT
A1
7
BI
O_PH
Y_C
LK
7
E5_MA1 5,6
AtapiAddr4 6
ATAPI_DATA8 6
E5_SDRAM_WE#
3
U
SB_D
0+
7
/E5_CS1 5
AtapiAddr0 6
ATAPI_DATA10 6
VI_CLK0
9
E5_GPIOx0
7
BI
O_PH
Y_C
T
L1
7
ATAPI_DATA2 6
ATAPI_DATA1 6
E5_GPIO2 5
U
SB_PO0
7
ATAPI_DATA13 6
E5_SDRAM_RAS#
3
BI
O_PH
Y_D
AT
A5
7
BI
O_LR
EQ
7
ATAPI_DATA4 6
/SYS_RST 5,6
E5_GPIO5 12
E
5
_
S
DRA
M_
DQ
M2
3
E
5
_
S
DRA
M_
DQ
M3
3
E5_GPIOx4
12
BI
O_PH
Y_D
AT
A7
7
ATAPI_INTRQ 6
ATAPI_DATA6 6
ATAPI_DATA5 6
E5_GPIO0 12
E
5
_
S
DRA
M_
DQ
S
1
3
BI
O_LI
N
K_ON
7
E5_MA22 6
ATAPI_DIOW_L 6
ATAPI_DATA12 6
E
5
_
S
DRA
M_
DQ
S
0
3
E
5
_
S
DRA
M_
DQ
S
3
3
E5_GPIOx6
9
BI
O_PH
Y_D
AT
A2
7
E5_MA4 5,6
ATAPI_DATA9 6
E5_UART2_TX 5
E5_SDRAM_CLK0
3
E5_MA2 5,6
AtapiAddr3 6
AI_D0
11
BI
O_PH
Y_D
AT
A0
7
/E5_CS0 6
AtapiAddr1 6
AtapiAddr2 6
ATAPI_DATA14 6
U
SB_D
0-
7
ATAPI_DMAACK_L 6
ATAPI_DMARQ 6
ATAPI_DATA0 6
E5_GPIOx1
12
U
SB_OC
0
7
BI
O_PH
Y_C
T
L0
7
ATAPI_DATA3 6
E
5
_
S
DRA
M_
DQ
M1
3
VREF
3,4
ATAPI_RESET 6
ATAPI_DATA11 6
E5_SDRAM_CLKE
3
E5_SDRAM_CLK1
3
E5_GPIOx3
9
/WAIT
5
BI
O_PH
Y_D
AT
A4
7
ATAPI_DATA7 6
E5_GPIO1 7
E5_GPIO3 11
E5_GPIO4 12
E
5
_
S
DRA
M_
DQ
M0
3
E5_SDRAM_CAS#
3
E5_GPIOx5
11
Y
10
E5_GPIOx35
5,9
E5_GPIOx41 12
E5_GPIOx42 12
E5_GPIOx7
9
E5_GPIOx24 12
E5_SDRAM_CS0
3
E5_GPIOx25 12
VI_VSYNC
9
E5_SDRAM_A0
3
E5_SDRAM_A1
3
E5_SDRAM_A3
3
E5_SDRAM_A4
3
E5_SDRAM_A6
3
E5_SDRAM_A2
3
E5_SDRAM_A15
3
E5_SDRAM_A7
3
E5_SDRAM_A12
3
E5_SDRAM_A10
3
E5_SDRAM_A5
3
E5_SDRAM_A8
3
E5_SDRAM_A14
3
E5_SDRAM_A11
3
E5_SDRAM_A9
3
IR_FMUTE 11,12
E5_/DTACK 5
/E5_UDS 5
SCL
6,7,9,11,12
SDA
6,7,9,11,12
RDS_DATA
7
E5_GPIOx2
12
DI
9
DO
9
CL
9
CE
9
E5_V5BIAS
E5_VCORE
V18_E5_DAC_DVDD
SSTL2_VDD
E5_AVDD
E5_VPAD
V33
V33
VCC
E5_V5BIAS
V25
V33
V18
SSTL2_VDD
E5_VPAD
V18_E5_DAC_DVDD
V33_E5_DAC_AVDD
V33_E5_USB
E5_VDDREF
E5_AVDD
E5_VDDX
E5_VDDREF
V33_E5_USB
E5_VCORE
E5_AVDD
SSTL2_VDD
E5_VPAD
E5_VDDREF
E5_VDDX
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
VO_GND
GND
GND
E5_VDDX
E5_VCORE
GND
GND
GND
GND
VO_GND
GND
V33_E5_DAC_AVDD
GND
E5_VDDX
V33
GND
VCC
R22
10K
Y1
13.5MHZ
R1
10K
R12
10K
C28
104
R11
10K
R25
10K
C2
27P
R4
10K
R16
*10K
C29
104
R2
10K
C13
104
L3
601
C1
27P
R3
10K
C30
104
R30
22
C22
104
R239
22
D1
*1N6263
1
2
C31
104
R13
10K
R42
10K
R33
22
D2
IN4148
1
2
R235
10K
C32
104
C6
104
C51
103
C3
104
R34
22
R38
10K
IRTX1
1
C56
102
+
CA1
T47u/16
+
C39
10UF/1206
R32
22
ADDR
DATA
SIO
SDRAM I/F
RST-
MASTER
SLAVE
MCONFIG
CS-
RD-
DMAREQ
A0
A1
A2
HINT-
RD
WAIT-
DTACK-
D31
D30
D29
D28
D27
D26
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
D16
D17
D4
D3
D2
D1
D0
UDS-
LDS-
PCMCIA_IOW-
PCMCIA_IOR-
WR-
D25
D24
D23
D22
D21
D20
D19
D18
MA[21]
MA[20]
MA[19]
MA[18]
MA[17]
MA[16]
MA[15]
MA[14]
MA[13]
MA[12]
MA[11]
MA[10]
MA[9]
MA[8]
MA[7]
MA[6]
CONTROL
ATAPI2 I/F
ATAPI I/F
SD/CD
SBP
SBP_D[7]
SBP_D[6]
SBP_D[5]
SBP_D[4]
SBP_D[3]
SBP_D[2]
SBP_D[1]
SBP_D[0]
SD_ERROR
SD_SECSTART
SBP_CLK
SBP_REQ
SBP_RD
SBP_ACK
SBP_FRAME
SD_D[0]
SD_D[1]
SD_D[2]
SD_D[3]
SD_D[4]
SD_D[5]
SD_D[6]
SD_D[7]
SD_CLK
SD_ACK
SD_RDREQ
SD_WRREQ
DATA
ADDR
CONTROL
IDC
UART1
UART2
SPI
IR
CS10
-
CS11
-
GPIO
x[25]
GPIO
x[24]
GPIO
x[42]
GPIO
x[41]
CS7
-
GPIO
x[39]
GPIO
x[40]
GPIOx[38]
GPIO
x[37]
HOST I
/
F
VDENC
0
1
2
CPST Y
-
C CPST -
G/Y
Y
-
B/Pb C CPST
R/Pr C CPST
SEL
PEC
GPIOx[45]
GPIOx[29]
2nd
24-bit
VI_D0
VI_D1
VI_D2
VI_D3
VI_D4
VI_D5
VI_D6
VI_D7
VI_D8
VI_D9
VO_D16
VO_D17
VO_D18
VO_D19
VO_D20
VO_D21
VO_D22
VO_D23
VIO
GPIOx[30]
GPIOx[0]
GPIOx[1]
GPIOx[2]
GPIOx[3]
GPIOx[4]
GPIOx[5]
GPIOx[6]
GPIOx[7]
GPIOx[8]
GPIOx[9]
GPIOx[10]
GPIOx[11]
GPIOx[12]
GPIOx[13]
GPIOx[14]
GPIOx[15]
VOUT
VIN
JTAG
SYSTEM
GPIOx[31]
GPIOx[34]
GPIO[7]
GPIO[6]
AIN
AOUT
GPIOx[35]
CS[9]-
CS[8]-
USB
1394
POWER
GND
PADS
CORE
SDRAM
SDR
DDR
3.3V
2.5V
5V
BIAS
3.3V
1.8V
3.3V
PLL PLL
VREF
GPIOx
[4
3]
GPIOx
[4
4]
DACO
GPIOx
[3
6]
CS6
-
GPIOx[23]
GPIOx[22]
GPIOx[21]
GPIOx[20]
GPIOx[19]
GPIOx[18]
GPIOx[17]
GPIOx[16]
CD_DATA
CD_LRCK
CD_BCK
CD_C2PO
vout
vin
Y CPST -
TOP VIEW
3.3V ONLY
2nd
VO_D0
VO_D7
VO_D6
VO_D5
VO_D4
VO_D3
VO_D2
VO_D1
vout
VI_D10
VI_D11
VI_D12
VI_D13
VI_D14
VI_D15
20-bit
vin
POWER
3.3V
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
Y
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
Y
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
3.3v only
GND
DIGITAL
GPIOx[33]
GPIOx[32]
VI_D16
VI_D17
VI_D18
VI_D19
E5.1-BGA-308-A
U1
J2
V15
L2
L4
L3
J1
K4
K3
K2
J3
K1
N1 M1 J4 L1
H4
D1
5
C1
5
N1
2
N1
3
J5 K5 E11 E12
T1
2
T1
1
L5 M5 T9
T1
0
E9 E10 D1
9
C1
6
D1
7
J1
6
K16 L16 M1
6
C1
7
H8
H9 H1
0
H1
1
H1
2
H1
3
J8 J9 J1
0
J1
1
J1
2
J1
3
K8 K9 K10 K11
K12 K13 L8 L9 L10
L11 L12 L13 M8 M9
M1
0
M1
1
M1
2
M1
3
N8
N9 N1
0
N1
1
W3
Y2
Y6
Y4
Y5
Y3
V4
V5
W4
U5
W5
U6
W7
W6
U7
V7
V10
W11
Y10
V9
V11
Y12
W10
W12
Y13
U11
V13
W13
Y14
U12
U13
W14
G2
Y1
T2
W1
T3
V2
U3
R2
V3
T4
V1
U2
U4
W2
U1
R4
R1
P3
P1
N2
M2
M3
M4
N3
N4
P2
P4
R3
T1
Y8
Y9
W15
V14
V12
W9
V8
V6
W8
Y7
U10
U9
Y18
Y17
U1
6
V18
Y19
U1
7
U1
5
W1
9
W1
7
W1
8
W1
6
V16
Y16
Y15
U1
4
C4 E4 D3 D2 E2
C3 D4 E3 D1
F2
C2
C1
B1
N2
0
M1
9
M1
8
M1
7
L19
L18
L17
K18
G20
J1
9
J1
8
H1
7
H1
9
H1
8
J1
7
K17
G19
G18
G17
F1
8
F1
7
E19
E18
E17
A18
B18
A20
A19
B20
C1
9
B19
C2
0
M2
0
K19
J2
0
F1
9
C1
8
H2
0
F2
0
D1
8
R1
7
T1
9
P17
R1
9
R1
8
T1
8
T2
0
V20
U1
9
W2
0
U1
8
V19
U2
0
Y20
R2
0
P20
N1
7
N1
8
N1
9
L20
K20
E20
D2
0
D1
6
A17
B15
B16
B17
B14
A14
B13
A13
C14
D14
A12
D13
C13
E1
F1
H1
G1
B7
A7
C6
B6
D6
B10
C10
B11
C11
D11
D10
B12
C12
D12
A11
A10
A9
D7
C7
D8
C8
B8
D9
C9
B9
A8
P19
P18
G3 G4 H2 H3
A1
B5
A2
B4
A3
A4
B2
A5
B3
Y11
U8
A16
A15
D5
C5
A6
F3
F4
T1
7
V17
BI
O_PH
Y_D
AT
A0
IRRX
BI
O_PH
Y_D
AT
A1
BI
O_PH
Y_D
AT
A2
BI
O_PH
Y_D
AT
A3
BI
O_PH
Y_D
AT
A4
BI
O_PH
Y_D
AT
A5
BI
O_PH
Y_D
AT
A6
BI
O_PH
Y_D
AT
A7
BI
O_PH
Y_C
T
L0
BI
O_PH
Y_C
T
L1
BI
O_LR
EQ
BI
O_LPS
BI
O_LI
N
K_ON
BI
O_PH
Y_C
LK
VD
D
_PAD
1
5V_BI
AS0
VSS_PC
2_C
T
R
1
VSS_PC
2_C
T
R
37
VSS_PC
2_C
T
R
38
VD
D
_PAD
2
VD
D
_PAD
3
VD
D
_PAD
4
VD
D
_PAD
5
VD
D
_PAD
6
VD
D
_PAD
7
V
DD_
CO
RE
1
V
DD_
CO
RE
2
V
DD_
CO
RE
3
V
DD_
CO
RE
4
V
DD_
CO
RE
5
V
DD_
CO
RE
6
V
DD_
CO
RE
7
VD
D
_25V1
VD
D
_25V2
VD
D
_25V3
VD
D
_25V4
VD
D
_25V5
VD
D
_25V6
VSS_PC
2_C
T
R
2
VSS_PC
2_C
T
R
3
VSS_PC
2_C
T
R
4
VSS_PC
2_C
T
R
5
VSS_PC
2_C
T
R
6
VSS_PC
2_C
T
R
7
VSS_PC
2_C
T
R
8
VSS_PC
2_C
T
R
9
VSS_PC
2_C
T
R
10
VSS_PC
2_C
T
R
11
VSS_PC
2_C
T
R
12
VSS_PC
2_C
T
R
13
VSS_PC
2_C
T
R
14
VSS_PC
2_C
T
R
15
VSS_PC
2_C
T
R
16
VSS_PC
2_C
T
R
17
VSS_PC
2_C
T
R
18
VSS_PC
2_C
T
R
19
VSS_PC
2_C
T
R
20
VSS_PC
2_C
T
R
21
VSS_PC
2_C
T
R
22
VSS_PC
2_C
T
R
23
VSS_PC
2_C
T
R
24
VSS_PC
2_C
T
R
25
VSS_PC
2_C
T
R
26
VSS_PC
2_C
T
R
27
VSS_PC
2_C
T
R
28
VSS_PC
2_C
T
R
29
VSS_PC
2_C
T
R
30
VSS_PC
2_C
T
R
31
VSS_PC
2_C
T
R
32
VSS_PC
2_C
T
R
33
VSS_PC
2_C
T
R
34
VSS_PC
2_C
T
R
35
VSS_PC
2_C
T
R
36
CS5-
CS4-
CS3-
CS2-
CS1-
CS0-
MA[26]
MS[25]
MA[24]
MA[23]
MA[22]
MA[5]
MA[4]
MA[3]
MA[2]
MA[1]
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
MCONFIG
ATAPI_RESET_L
ATAPI_DMAACK_L
ATAPI_DMARQ
ATAPI_IORDY
ATAPI_INTRQ
ATAPI_DIOR_L
ATAPI_DIOW_L
AtapiAddr0
AtapiAddr1
AtapiAddr2
AtapiAddr3
AtapiAddr4
ATAPI_DATA15
ATAPI_DATA14
ATAPI_DATA13
ATAPI_DATA12
ATAPI_DATA11
ATAPI_DATA10
ATAPI_DATA9
ATAPI_DATA8
ATAPI_DATA7
ATAPI_DATA6
ATAPI_DATA5
ATAPI_DATA4
ATAPI_DATA3
ATAPI_DATA2
ATAPI_DATA1
ATAPI_DATA0
ALE
OE-
RST-
UWE-
GPIO1
GPIO2
GPIO3
GPIO0
GPIO4
LWE-
GPIO5
DTACK-
IDC_
CL
K
IDC_
DA
T
UA
RT2
_
RX
UA
RT2
_
T
X
UA
RT1
_
RX
UA
RT1
_
T
X
UA
RT1
_
C
TS
UA
RT1
_
R
TS
SPI
_M
OSI
SPI
_M
ISO
SPI
_C
S0
SPI
_C
S1
SPI
_C
S2
SPI
_C
LK
IRTX
1
A
V
DD1
A
V
DD2
A
V
DD0
A
V
DD3
VD
D
X
AGN
D
1
AGN
D
2
AGN
D
0
AGN
D
3
G
NDX
V
DD_
RE
F
R_
RE
F
VSS_R
EF
S
DRA
M_
DQ
2
S
DRA
M_
DQ
1
S
DRA
M_
DQ
0
S
DRA
M_
DQ
3
S
DRA
M_
DQ
4
S
DRA
M_
DQ
5
S
DRA
M_
DQ
6
S
DRA
M_
DQ
7
S
DRA
M_
DQ
1
5
S
DRA
M_
DQ
9
S
DRA
M_
DQ
1
2
S
DRA
M_
DQ
1
4
S
DRA
M_
DQ
1
0
S
DRA
M_
DQ
1
3
S
DRA
M_
DQ
1
1
S
DRA
M_
DQ
8
S
DRA
M_
DQ
1
6
S
DRA
M_
DQ
1
7
S
DRA
M_
DQ
1
8
S
DRA
M_
DQ
1
9
S
DRA
M_
DQ
2
0
S
DRA
M_
DQ
2
1
S
DRA
M_
DQ
2
2
S
DRA
M_
DQ
2
3
S
DRA
M_
DQ
2
4
S
DRA
M_
DQ
2
5
S
DRA
M_
DQ
2
7
S
DRA
M_
DQ
2
6
S
DRA
M_
DQ
2
8
S
DRA
M_
DQ
2
9
S
DRA
M_
DQ
3
0
S
DRA
M_
DQ
3
1
S
DRA
M_
DQ
S
0
S
DRA
M_
DQ
M0
S
DRA
M_
DQ
S
1
S
DRA
M_
DQ
S
2
S
DRA
M_
DQ
S
3
S
DRA
M_
DQ
M1
S
DRA
M_
DQ
M2
S
DRA
M_
DQ
M3
S
DRA
M_
_
A
0
S
DRA
M_
_
A
1
S
DRA
M_
_
A
2
S
DRA
M_
_
A
3
S
DRA
M_
_
A
4
S
DRA
M_
_
A
5
S
DRA
M_
_
A
6
S
DRA
M_
_
A
7
S
DRA
M_
_
A
8
S
DRA
M_
_
A
9
SD
R
AM
__A10
SD
R
AM
__A11
SD
R
AM
__A12
*SD
R
AM
__A13
SD
R
AM
__A14
SD
R
AM
__A15
S
DRA
M_
CA
S
_
L
S
DRA
M_
RA
S
_
L
S
DRA
M_
CK
E
S
DRA
M_
WE
_
L
S
DRA
M_
CL
K
0
S
DRA
M_
CL
K
_
L
0
S
DRA
M_
CL
K
1
S
DRA
M_
CL
K
_
L
1
SD
R
AM
_VR
EF
AO_D0
AO_D1
AO_D2
AO_D3
AO_SCLK
AO_FSYNC
AO_IEC958
AO_MCLKI
AI_D0
AI_D1
AI_SCLK
AI_FSYNC
AI_MCLKI
CLKI
CLKX
CLKO
BYPASS_PLL
TCK
TDI
TDO
TMS
TRST_L
VI_D0
VI_D1
VI_D2
VI_D3
VI_D4
VI_D5
VI_D6
VI_D7
VI_D8
VI_D9
VI_VSYNC0
VI_CLK0
VO_D0
VO_D1
VO_D2
VO_D3
VO_D4
VO_D5
VO_D6
VO_D7
VO_CLK
SD
R
AM
__A17
SD
R
AM
__A16
Dp
lu
s_
0
D
m
inus
_0
Ho
st_
P
O
_
0
Ho
st_
O
C_
0
DAC1
DAC0bar
DAC2
DAC1bar
DAC3
DAC4
DAC_Vdd0(3.3v)
DAC5
DAC_Vdd1(3.3v)
CS0_8BIT
WAIT-
AI_MCLKO
AO_MCLKO
DAC_Dvdd (1.8v)
DAC_Dvss
DAC6
U
SB_Av
dd0(3.
3v
)
U
SB_VSS0
V
DD_
CO
RE
8
V
DD_
CO
RE
9
R238
22
R37
10K
R10
*0
+
C38
10UF/1206
R5
10K
L4
601
R236
10K
D3
IN4148
1
2
R28
22
R234
10K
R233
10K
R21
22
R43
1.
18K 1%
R19
22
R237
22
C50
104
C47
102
R36
10K
L2
601
C48
102
C49
103
R27
22
R35
22
+
C11
10UF/1206
R31
22
R23
22
TP1
1
R24
22
+
C4
T47u/16
R26
22
C46
102
TP2
1
C10
103
+
C24
10UF/1206
C5
104
C18
104
L1
601
C9
104
C55
104
R14
10K
C35
102
AO_D0
1
R39
10K
+
C26
10UF/1206
C19
104
R41
10K
C8
104
CN8
5P1.0
1
2
3
4
5
R40
10K
+
C23
T47u/16
C34
102
R6
*10K
+
C25
10UF/1206
C33
102
C40
104
C52
104
C7
103
C21
104
C20
104
C41
104
C15
102
C12
104
+
CA2
T47u/16
C42
104
C14
102
R8
10K
R20
22
TX1
1
C43
104
C16
102
FB1
601
R9
10K
C44
104
C17
104
R15
10K
R7
10K
C45
104
C37
103
C54
103
RX1
1
R240
22
C36
103
R29
22
R18
10K
C27
104
C53
103
74
Summary of Contents for DW9937S
Page 1: ...SERVICE MANUAL DW9937S Ver 0 0 ...
Page 3: ...1 ...
Page 4: ...2 ...
Page 5: ...3 ...
Page 7: ...EXPLODED VIEW 5 5 ...
Page 15: ...14 13 ...
Page 16: ...15 14 ...
Page 17: ...16 15 ...
Page 18: ...17 IS2 16 ...
Page 22: ...MITSUMI I2 C BUS Control 5 Input 2 Output AV Switch MM1313 Equivalent Block Diagram 20 ...
Page 70: ...FSDM07652RB Package Dimensions TO 220F 6L Forming 68 ...
Page 74: ...72 ...
Page 75: ...11 Terminal for External Connection Outline Drawing 73 ...
Page 99: ...97 ...
Page 100: ...98 ...
Page 101: ...99 ...
Page 102: ...100 ...