![ICP Electronics NOVA-7895 User Manual Download Page 27](http://html.mh-extra.com/html/icp-electronics/nova-7895/nova-7895_user-manual_614720027.webp)
NOVA-7895 Socket 370 Celeron
TM
& Pentium III
®
Multimedia & Dual Ethernet ,IEEE1394, Embedded Board
51
System BIOS Cacheable
Selecting
Enabled
allows caching of the system BIOS ROM at F0000h-FFFFFh,
resulting in better system performance. However, if any program writes to this
memory area, a system error may result.
The choice: Enabled, Disabled.
Video RAM Cacheable
Select Enabled allows caching of the video RAM , resulting in better system
performance. However, if any program writes to this memory area, a system
error may result.
The choice: Enabled, Disabled.
AGP Aperture Size
Select the size of the Accelerated Graphics Port (AGP) aperture. The aperture is
a portion of the PCI memory address range dedicated to graphics memory
address space. Host cycles that hit the aperture range are forwarded to the AGP
without any translation.
The Choice: 4M, 8M, 16M, 32M, 64M, 128M, 256M.
Graphic Window WR Combin
Use this item to enable or disable CPU support for WR Combin.
The Choice : Enable , Disable .
Concurrent Function ( MEM )
This item is CPU & PCI Masters Concurrently Access Memory Function. Select
enabled allows CPU access memory cycles and PCI masters access memory
cycles concurrently issued onto host bus and PCI bus, respectively, and then the
memory access cycles will be rearranged by SiS630 to memory sequentially.
The choice: Enabled, Disabled
Concurrent Function ( PCI )
NOVA-7895 Socket 370 Celeron
TM
& Pentium III
®
Multimedia & Dual Ethernet ,IEEE1394, Embedded Board
52
This item is CPU & PCI Masters Concurrently Access PCI Bus Function. Select
enabled allows CPU access PCI bus cycle and PCI masters access memory
cycles concurrently issued onto host bus and PCI bus, respectively.
The choice: Enabled, Disabled.
CPU Pipeline Control
When enabled this item, only one pending cycle is allowed at one time.
When disabled, there might be more than two pending cycles at one time
depends on the CPU behaviour.
The choice: Enabled, Disabled.
PCI Delay Transaction
If the chipset has an embedded 32-bit write buffer to support delay
transaction cycles, you can enable this item to provide compliance with
PCI Ver.2.1 specifications. However, we recommend that you leave this
item at the default value.
The choice : Enable, Disable.
Power-Supply Type
This item controls the power-supply type to AT or ATX.
The choice: AT,ATX.
Memory Parity Check
Enabled this item to test the boot-up memory. .
The choice: Enabled, Disabled.