3.3 The I/O Address Map
The I/O address for PIO-DA/PISO-DA series cards is automatically
assigned by the ROM BIOS of the PC and provides Plug & Play
capabilities for PIO/PISO series cards.
The PIO-DA/PISO-DA series I/O addresses are mapped as follows:
Address
Read
Write
wBase+0
Reserved
RESET\ control register
wBase+2
Reserved
Aux control register
wBase+3
Aux data register
Aux data register
wBase+5
Reserved
INT mask control register
wBase+7
Aux pin status register
Reserved
wBase+0x2a
Reserved
INT polarity control register
wBase+0xc0 Read
8254-counter0 Write
8254-counter0
wBase+0xc4 Read
8254-counter1 Write
8254-counter1
wBase+0xc8 Read
8254-counter2 Write
8254-counter2
wBase+0xcc
Read 8254 control word
Write 8254 control word
wBase+0xd4
Read the Card ID
Reserved
wBase+0xe0
Read the low byte of the D/I DA_0 chip select
wBase+0xe4
Read the high byte of the D/I DA_1 chip select
wBase+0xe8
Read the low byte of the D/I
(Only support the PIO-DA)
DA_2 chip select
wBase+0xec
Read the high byte of the D/I
(Only support the PIO-DA)
DA_3 chip select
wBase+0xf0
Read the low byte of the D/I
(Only support the PIO-DA)
Write the low byte of the D/A
wBase+0xf4
Read the high byte of the D/I
(Only support the PIO-DA)
Write the high byte of the D/A
wBase+0xf8
Read the low byte of the D/I
(Only support the PIO-DA)
Write the low byte of the D/O
wBase+0xfc
Read high byte of the D/I
(Only support the PIO-DA)
Write the high byte of the D/O
Note: Refer to Sec. 3.1 for more information regarding wBase.
PIO-DA/PISO-DA Series User Manual (Ver.2.9, Feb. 2011, PMH-009-29 )
47
