Appendix A. Connector Pin Assignments
Figure 41 (Page 2 of 2). PCI Connector Pin Assignments
Pin
Signal
I/O
Pin
Signal
I/O
A40
SDONE
I/O
B40
PERR#
I/O
A41
SBO#
I/O
B41
+
3.3 V dc
NA
A42
Ground
NA
B42
SERR#
I/O
A43
+
3.3 V dc
NA
B43
+
3.3 V dc
NA
A44
C/BE(1)#
I/O
B44
C/BE 1#
I/O
A45
Address/Data 14
I/O
B45
Address/Data 14
I/O
A46
Ground
NA
B46
Ground
NA
A47
Address/Data 12
I/O
B47
Address/Data 12
I/O
A48
Address/Data 10
I/O
B48
Address/Data 10
I/O
A49
Ground
NA
B49
Ground
NA
A50
Key
NA
B50
Key
NA
A51
Key
NA
B51
Key
NA
A52
Address/Data 8
I/O
B52
Address/Data 8
I/O
A53
Address/Data 7
I/O
B53
Address/Data 7
I/O
A54
+
3.3 V dc
NA
B54
+
3.3 V dc
NA
A55
Address/Data 5
I/O
B55
Address/Data 5
I/O
A56
Address/Data 3
I/O
B56
Address/Data 3
I/O
A57
Ground
NA
B57
Ground
NA
A58
Address/Data 1
I/O
B58
Address/Data 1
I/O
A59
+
5 V dc (I/O)
NA
B59
+
5 V dc (I/O)
NA
A60
ACK64#
I/O
B60
ACK64#
I/O
A61
+
5 V dc
NA
B61
+
5 V dc
NA
A62
+
5 V dc
NA
B62
+
5 V dc
NA
Appendix A. Connector Pin Assignments
39