![IBM Novell 10 SP1 EAL4 Design Manual Download Page 96](http://html1.mh-extra.com/html/ibm/novell-10-sp1-eal4/novell-10-sp1-eal4_design-manual_4190246096.webp)
5.5.1 Four-Level Page Tables
Before the current implementation of four-level page tables, the kernel implemented a three-level page table
structure for all architectures. The three-level page table structure that previously existed was constituted,
from top to bottom, for the page global directory (PGD), page middle directory (PMD), and PTE.
In this implementation, the PMD is absent on systems that only present two-level page tables, so the kernel
was able to recognize all architectures as if they possessed three-level page tables.
The new page table structure actually implemented includes a new level, called PUD, immediately below the
top-level PGD directory. The PGD remains the top-level directory, and the PUD only exists on architectures
that are using four-level page tables. The PMD and PTE levels present the same function as in previous
kernels’ implementations. Each of the levels existent in a page table hierarchy is indexed with a subset of the
bits in the virtual address of interest.
84
Figure 5-24: Previous three-level page-tables architecture
Summary of Contents for Novell 10 SP1 EAL4
Page 1: ...SUSE Linux Enterprise Server 10 SP1 EAL4 High Level Design Version 1 2 1...
Page 23: ...11...
Page 29: ...17...
Page 43: ...31...
Page 54: ...42 Figure 5 8 New data blocks are allocated and initialized for an ext3 field...
Page 117: ...105 Figure 5 48 Page Address Translation and access control...
Page 125: ...113 Figure 5 54 31 bit Dynamic Address Translation with page table protection...
Page 126: ...114 Figure 5 55 64 bit Dynamic Address Translation with page table protection...
Page 172: ...160 Figure 5 79 System x SLES boot sequence...
Page 214: ...202...