![IBM Novell 10 SP1 EAL4 Design Manual Download Page 105](http://html1.mh-extra.com/html/ibm/novell-10-sp1-eal4/novell-10-sp1-eal4_design-manual_4190246105.webp)
Figure 5-34: Logical partitions
On System p systems without logical partitions, the processor has two operating modes, user and supervisor.
The user and supervisor modes are implemented using the PR bit of the Machine State Register (MSR).
Logical partitions on System p systems necessitate a third mode of operation for the processor. This third
mode, called the hypervisor mode, provides all the partition control and partition mediation in the system. It
also affects access to certain instructions and memory areas. These operating modes for the processor are
implemented using the PR and HV bits of the MSR.
PR – Problem state.
•
0 The processor is in privileged state (supervisor mode).
•
1 The processor is in problem state (user mode).
HV – Hypervisor state.
93
Figure 5-35: Machine state register
Summary of Contents for Novell 10 SP1 EAL4
Page 1: ...SUSE Linux Enterprise Server 10 SP1 EAL4 High Level Design Version 1 2 1...
Page 23: ...11...
Page 29: ...17...
Page 43: ...31...
Page 54: ...42 Figure 5 8 New data blocks are allocated and initialized for an ext3 field...
Page 117: ...105 Figure 5 48 Page Address Translation and access control...
Page 125: ...113 Figure 5 54 31 bit Dynamic Address Translation with page table protection...
Page 126: ...114 Figure 5 55 64 bit Dynamic Address Translation with page table protection...
Page 172: ...160 Figure 5 79 System x SLES boot sequence...
Page 214: ...202...