![IBM Novell 10 SP1 EAL4 Design Manual Download Page 124](http://html1.mh-extra.com/html/ibm/novell-10-sp1-eal4/novell-10-sp1-eal4_design-manual_4190246124.webp)
5.5.2.4.8.2 Page table protection
The page table protection mechanism is applied to virtual addresses during their translation to real addresses.
The page table protection mechanism controls access to virtual storage by using the page protection bit in
each page-table entry and segment-table entry. Protection can be applied to a single page or an entire
segment (a collection of contiguous pages). Once the ASCE is located, the following dynamic address
translation is used to translate virtual address to a real address. Page table protection (for a page or a segment)
is applied at this stage. The first diagram illustrates the DAT process for 31-bit addresses and the second
diagram for the 64-bit addresses.
112
Summary of Contents for Novell 10 SP1 EAL4
Page 1: ...SUSE Linux Enterprise Server 10 SP1 EAL4 High Level Design Version 1 2 1...
Page 23: ...11...
Page 29: ...17...
Page 43: ...31...
Page 54: ...42 Figure 5 8 New data blocks are allocated and initialized for an ext3 field...
Page 117: ...105 Figure 5 48 Page Address Translation and access control...
Page 125: ...113 Figure 5 54 31 bit Dynamic Address Translation with page table protection...
Page 126: ...114 Figure 5 55 64 bit Dynamic Address Translation with page table protection...
Page 172: ...160 Figure 5 79 System x SLES boot sequence...
Page 214: ...202...