HP Kayak XU800 Series, Technical Reference Manual

Page: 37 / 140

37
2 System Board
Memory Controller Hub (8240)
MCH Interface
The MCH interface provides bus control signals and address paths via the
Hub Link 8-bit access to the ICH and via the Hub Link 16-bit access to the
P64H for transfers between the processor(s) on the Host bus (FSB), Dual
Rambus bus and AGP 4x bus.
The MCH supports 36-bit host addresses, allowing the processor to address
a space of 64 GB. It also provides an 8-deep In-Order Queue supporting up
to eight outstanding transaction requests on the host bus.
Host-initiated input/output signals are positively decoded to AGP, Hub Link
16-bit interface, or MCH configuration space and subtractively decoded to
Hub Link 8-bit interface. Host-initiated memory cycles are positively
decoded to AGP, Hub Link 16-bit interface, or DRAM, and are again
subtractively decoded to Hub Link 8-bit interface.
AGP semantic memory accesses initiated from AGP to DRAM do not require
a snoop cycle (not snooped) on the Host bus, since the coherency of data
for that particular memory range will be maintained by the software.
However, memory accesses initiated from AGP using PCI Semantics and
accesses from either Hub Link interface (8-bit or 16-bit) to DRAM do
require a snoop cycle on the Host bus.
Memory access whose addresses are within the AGP aperture are translated
using the AGP address translation table, regardless of the originating
interface.
•
Power management:
❒
SMRAM space re-mapping to A0000h - BFFFFh (128 KB).
❒
Extended SMRAM space above 256 MB, additional 128 K,
256 K, 512 K, 1 MB TSEG from Top of Memory, cacheable
(cacheability controlled by processor).
❒
Suspend to RAM.
❒
ACPI Rev. 1.0 compliant power management.
❒
APM Rev. 1.2 compliant power management.
❒
Power-managed states are supported for up to two
processors.
•
Arbitration:
❒
Distributed Arbitration Model for Optimum Concurrency
Support.
❒
Concurrent operations of host, hub interface, AGP and
memory buses supported via a dedicated arbitration and
data buffering logic.
•
544 mBGA MCH package.
•
Input/Output Device Support:
❒
Input/Output Controller Hub (ICH).
❒
PCI 64 Hub (P64H).
Feature Feature