![background image](http://html.mh-extra.com/html/hitachi/hd6433822/hd6433822_hardware-manual_140493378.webp)
374
15.3 Operation Timing
Figures 15-1 to 15-6 show timing diagrams.
Figure 15-1 Clock Input Timing
Figure 15-2
RES
Low Width
Figure 15-3 Input Timing
V
IH
V
IL
t
IL
IRQ
0
to IRQ
4
,
WKP
0
to WKP
7
,
ADTRG
,
TMIC, TMIF,
TMIG,
AEVL, AEVH
t
IH
RES
V
IL
t
REL
t
, tw
OSC
V
IH
V
IL
t
CPH
t
CPL
t
CPr
OSC1
x
1
t
CPf