Introduction
8/56
netX 50 to netX 51/52 | Migration Guide
DOC120109MG05EN | Revision 5 | English | 2013-08 | Released | Public
2012-2013
DPM_BE3n
Dual-Port Memory Byte Enable 3
DPM_CSn
Dual-Port Memory Chip Select
DPM_D0...31 Dual-Port
Memory Data 0...31
DPM_DIRQn Dual-Port
Memory Data Interrupt
DPM_SIRQn
Dual-Port Memory Sync Interrupt
DPM_RDn
Dual-Port Memory Read
DPM_WAITn
Dual-Port Memory Wait
DPM_WRn
Dual-Port Memory Write
SPM_MISO
Serial-Port Memory (SPI) Master Input Slave Output Data
SPM_MOSI
Serial-Port Memory (SPI) Master Output Slave Input Data
SPM_CSN Serial-Port
Memory (SPI) Chip Select
SPM_CLK
Serial-Port Memory (SPI) Clock
SPM_DIRQ Serial-Port-Memory Interrupt Source 1
SPM_SIRQ
Serial-Port-Memory Interrupt Source 2
PHY0, PHY1
PHY0_RXN
PHY 0 Receive Input negative
PHY0_RXP
PHY 0 Receive Input positive
PHY0_TXN
PHY 0 Transmit Output negative
PHY0_TXP
PHY 0 Transmit Output positive
FO0_RD
Fiberoptic Ethernet channel 0, Receive Data
FO0_TD
Fiberoptic Ethernet channel 0, Transmit Data
FO0_EN
Fiberoptic Ethernet channel 0, Enable
FO0_SD
Fiberoptic Ethernet channel 0, Signal Detect
PHY0_VSSAT1
PHY 0 Analog Ground Supply
PHY0_VSSAT2
PHY 0 Analog Ground Supply
PHY0_VSSAR
PHY 0 Analog Ground Supply
PHY0_VDDCART
PHY 0 Analog TX/RX Power Supply 1.5 V
PHY1_RXN
PHY 1 Receive Input negative
PHY1_RXP
PHY 1 Receive Input positive
PHY1_TXN
PHY 1 Transmit Output negative
PHY1_TXP
PHY 1 Transmit Output positive
FO1_RD
Fiberoptic Ethernet channel 1, Receive Data
FO1_TD
Fiberoptic Ethernet channel 1, Transmit Data
FO1_EN
Fiberoptic Ethernet channel 1, Enable
FO1_SD
Fiberoptic Ethernet channel 1, Signal Detect
PHY1_VSSAT1
PHY 1 Analog Ground Supply
PHY1_VSSAT2
PHY 1 Analog Ground Supply
PHY1_VSSAR
PHY 1 Analog Ground Supply
PHY1_VDDCART
PHY 1 Analog TX/RX Power Supply 1.5 V
PHY_EXTRES
Reference Resistor 12.4 k / 1%
PHY_ATP Leave
open!
PHY_VSSACP
PHY Analog Central Ground Supply
PHY_VDDCAP
PHY Analog Central Power Supply 1.5 V