22
Technical Manual
D3141
(RX600
S6)
Features
©
c
o
gn
ita
s. G
ese
lls
ch
ft fü
r T
ech
ni
k-
D
oku
m
en
ta
tio
n
m
bH
2
01
1
Pf
a
d: C
:\P
ro
g
ra
m
m
e
\F
C
T
\ti
m
_a
pp
\ti
m
_l
oca
l\w
or
k\PI
C
H
O
L\
O
B
J_
D
O
KU
-1
2
00
2-
00
1.
fm
Memory architecture of RX600 S6
Figure 3: Memory architecture of RX600 S6
Each CPU comes with 2 internal memory controllers (so-called Mboxes). Each
memory board comes with two memory ’buffers on board’ (so-called BOBs).
Each BOB controls two memory channels (e.g. A, B or C,D). For performance
reasons two channels of different BOBs are used in parallel to access the
DIMMs. The DIMMs that are locked together this way as pairs are called
’lockstep pairs’.
.FNPSZNPEVMFT %*..T
.FNPSZNPEVMFT %*..T
.FNPSZ
DPOUSM
.CPY
.FNPSZ
DPOUSM
.CPY
#
#
"
"
#0#
-PDLTUFQ
QBJS
-PDLTUFQ
QBJS
-PDLTUFQ
QBJS
-PDLTUFQ
QBJS
. FN PSZCPBSE
. FN PSZCPBSE
$ 1 6
$ I#
$ I"
#0#
$ I%
$ I$
%
%
$
$
#
#
"
"
#0#
$ I#
$ I"
#0#
$ I%
$ I$
%
%
$
$
