Hardware Documentation efus™A9X+ efus™A9Xr2
| 21
4.10 PCIe
A single lane PCI Express port (Gen 2.0) is supported.
Please following design rules from PCI-SIG on your design.
41
MPCIE_CTX_P
PCIe transmit differential pair
43
MPCIE_CTX_N
47
MPCIE_CRX_P
PCIe receive differential pair
49
MPCIE_CRX_N
53
MPCIE_CLK_P
PCIe clock differential pair
55
MPCIE_CLK_N
59
MPCIE_PERST
PCIe Reset out
61
MPCIE_WAKE
PCIe wake input