![DFI P5BV3+/e User Manual Download Page 35](http://html.mh-extra.com/html/dfi/p5bv3-e/p5bv3-e_user-manual_2491313035.webp)
3
Award BIOS Setup Utility
35
3.1.3 Chipset Features Setup
The settings on the screen are for reference only. Your version may not be
identical to this one.
: Normal
: Normal
: 3
: Disabled
: Enabled
: Enabled
: Enabled
: Disabled
: Disabled
: 64
: Disabled
ROM PCI/ISA BIOS
CHIPSET FEATURES SETUP
AWARD SOFTWARE, INC.
DIMM 1 DRAM Timing
DIMM 2 DRAM Timing
SDRAM CAS Latency
SDRAM Bank Interleave
DRAM Read Pipeline
Cache Pipeline
Video BIOS Cacheable
System BIOS Cacheable
Memory Hole at 15M-16M
AGP Aperture Size (MB)
AGP 2x Mode
↑ ↓ → ←
ESC
F1
F5
F6
F7
: Quit
: Help
: Old Values
: Load Fail-Safe Settings
: Load Optimal Settings
PU/PD/+/-
(Shift) F2
: Select Item
: Modify
: Color
CPU to PCI Write Buffer
PCI Dynamic Bursting
PCI Master 0 WS Write
PCI Delay Transaction
PCI Master Read Prefetch
PCI#2 Access #1 Retry
AGP Master 1 WS Write
AGP Master 1 WS Read
: Enabled
: Enabled
: Enabled
: Enabled
: Enabled
: Disabled
: Disabled
: Disabled
This section gives you functions to configure the system based on the
specific features of the chipset. The chipset manages bus speeds and
access to system memory resources. It also coordinates
communications between the conventional ISA bus and the PCI bus.
These items should not be altered unless necessary.
Depending on your
add-in cards, you may not or should not enable some of those features.
The default settings have been chosen because they provide the best
operating conditions for your system. The only time you might consider
making any changes would be if you discovered some incompatibility
or that data was being lost while using your system.