background image

 STK17TA8

Document #: 001-52039  Rev. **

Page 14 of 23

Figure 15.  Current versus Cycle Time

RTC Operations

Real Time Clock

The clock registers maintain time up to 9,999 years in one

second increments. The user can set the time to any calendar

time and the clock automatically keeps track of days of the week

and month, leap years, and century transitions. There are eight

registers dedicated to the clock functions which are used to set

time with a write cycle and to read time during a read cycle.

These registers contain the Time of Day in BCD format. Bits

defined as "0" are currently not used and are reserved for future

use by Cypress.

Reading The Clock 

The user should halt internal updates to the real time clock

registers before reading clock data to prevent the reading of data

in transition. Stopping the internal register updates does not

affect clock accuracy. 
Write a “1” to the read bit "R" (in the Flags register at 0x1FFF0)

captures the current time in holding registers. Clock updates will

not restart until a “0” is written to the read bit. The RTC registers

can then be read while the internal clock continues to run. 
Within 20ms after a “0” is written to the read bit, all real time clock

registers are simultaneously updated.

Setting The Clock 

Set the write bit “W” (in the Flags register at 0x1FFF0) to a "1" to

enable the time to be set. The correct day, date and time can then

be written into the real time clock registers in 24-hour BCD

format. The time written is referred to as the "Base Time." This

value is stored in nonvolatile registers and used in calculation of

the current time. Reset the write bit to "0" to transfer the time to

the actual clock counters. The clock starts counting at the new

base time.

Backup Power

The RTC in intended to keep time even when system power is

lost. When primary power, V

CC

, drops below V

SWITCH

, the real

time clock switches to the backup power supply connected to

either the V

RTCcap

 or V

RTCbat

 pin. 

The clock oscillator uses a maximum of 300 nanoamps at 2 volts

to maximize the backup time available from the backup source. 

You can power the real time clock with either a capacitor or a

battery. Factors to be considered when choosing a backup

power source include the expected duration of power outages

and the cost and reliability trade-off of using a battery versus a

capacitor.
If you select a capacitor power source, connect the capacitor to

the V

RTCcap

 pin and leave the V

RTCbat

 pin unconnected.

Capacitor backup time values based on maximum current specs

are shown below. Nominal times are approximately three times

longer.

A capacitor has the obvious advantage of being more reliable

and not containing hazardous materials. The capacitor is

recharged every time the power is turned on so that real time

clock continues to have the same backup time over years of

operation.
If you select a battery power source, connect the battery to the

V

RTCbat

 pin and leave the V

RTCcap 

pin unconnected. A 3V lithium

battery is recommended for this application. The battery capacity

should be chosen for the total anticipated cumulative down-time

required over the life of the system.
The real time clock is designed with a diode internally connected

to the V

RTCbat 

pin. This prevents the battery from ever being

charged by the circuit.

Stopping And Starting The RTC Oscillator

The OSCEN bit in Calibration register at 0x1FFF8 enables RTC

oscillator operation. This bit is nonvolatile and shipped to

customers in the “enabled” state (set to 0). OSCEN should be set

to a 1 to preserve battery life while the system is in storage. This

turns off the oscillator circuit extending the battery life. If the

OSCEN bit goes from disabled to enabled, it typically takes 5

seconds (10 seconds max) for the oscillator to start. 
The STK17TA8 has the ability to detect oscillator failure due to

loss of backup power. The failure is recorded by the OSCF

(Oscillator Failed) bit of the Flags register (at address 0x1FFF0).

When the device is powered on (V

CC

 goes above V

SWITCH

), the

OSCEN bit is checked for "enabled" status. If the OSCEN bit is

enabled and the oscillator is not active within the first 5 ms, the

OSCF bit is set. The user should check for this condition and then

write a 0 to clear the flag. When the OSCF flag bit is set, the real

time clock registers are reset to the “Base Time” (see the section

"Setting the Clock"), the value last written to the real time clock

registers.
The value of OSCF should be reset to 0 when the real time clock

registers are written for the first time. This initializes the state of

this bit which may have become set when the system was first

powered on.
To reset OSCF, set the write bit “W” (in the Flags register at

0x1FFF0) to a "1" to enable writes to the Flag register. Write a

“0” to the OSCF bit. and thenreset the write bit to "0" to disable

writes.

Capacitor Value

Backup Time

0.1 F

72 hours

0.47 F

14 days

1.0 F

30 days

[+] Feedback 

Summary of Contents for AutoStore STK17TA8

Page 1: ...s a fast static RAM with a nonvolatile Quantum Trap storage element included with each memory cell The SRAM provides the fast access and cycle times ease of use and unlimited read and write endurance of a normal SRAM Data transfers automatically to the nonvolatile storage cells when power loss is detected the STORE operation On power up data is automatically restored to the SRAM the RECALL operati...

Page 2: ... asserting G high caused the DQ pins to tri state X1 Output Crystal Connection drives crystal on startup X2 Input Crystal Connection for 32 768 kHz crystal VRTCcap Power Supply Capacitor supplied backup RTC supply voltage Left unconnected if VRTCbat is used VRTCbat Power Supply Battery supplied backup RTC supply voltage Left unconnected if VRTCcap is used VCC Power Supply Power 3 0V 20 10 HSB I O ...

Page 3: ...t loading and cycle rate Values obtained without output loads ICC2 Average VCC Current during STORE 3 3 mA All Inputs Don t Care VCC max Average current for duration of STORE cycle tSTORE ICC3 Average VCC Current at tAVAV 200ns 3V 25 C Typical 10 10 mA W V CC 0 2V All Other Inputs Cycling at CMOS Levels Dependent on output loading and cycle rate Values obtained without output loads ICC4 Average VC...

Page 4: ... 6 2 7 3 6 V 3 0V 20 10 VCAP Storage Capacitance 17 57 17 57 μF Between VCAP pin and VSS 5V rated NVC Nonvolatile STORE operations 200 200 K DATAR Data Retention 20 20 Years At 55 C DC Electrical Characteristics continued VCC 2 7V 3 6V Symbol Parameter Commercial Industrial Units Notes Min Max Min Max Notes 2 These parameters are guaranteed but not tested Symbol Parameter Max Units Conditions CIN ...

Page 5: ... Battery Pin Voltage 1 8 3 3 1 8 3 3 V Typical 3 0 Volts during normal operation VRTCcap RTC Capacitor Pin Voltage 1 2 2 7 1 2 2 7 V Typical 2 4 Volts during normal operation tOSCS RTC Oscillator time to start 10 10 sec At MIN Temperature from Power up or Enable 5 5 sec At 25 C from Power up or Enable C 1 C 2 RF Y 1 X1 X2 Recommended Values Y1 32 768 KHz 10M Ohm 0 install cap footprint but leave u...

Page 6: ...e Access Time 25 45 ns 2 tAVAV 3 tELEH 3 tRC Read Cycle Time 25 45 ns 3 tAVQV 4 tAVQV 4 tAA Address Access Time 25 45 ns 4 tGLQV tOE Output Enable to Data Valid 12 20 ns 5 tAXQX 4 tAXQX 4 tOH Output Hold after Address Change 3 3 ns 6 tELQX tLZ Address Change or Chip Enable to Output Active 3 3 ns 7 tEHQZ 5 tHZ Address Change or Chip Disable to Output Inactive 10 15 ns 8 tGLQX tOLZ Output Enable to...

Page 7: ...0 30 ns 15 tDVWH tDVEH tDW Data Set up to End of Write 10 15 ns 16 tWHDX tEHDX tDH Data Hold after End of Write 0 0 ns 17 tAVWH tAVEH tAW Address Set up to End of Write 20 30 ns 18 tAVWL tAVEL tAS Address Set up to Start of Write 0 0 ns 19 tWHAX tEHAX tWR Address Hold after End of Write 0 0 ns 20 tWLQZ 5 7 tWZ Write Enable to Output Disable 10 15 ns 21 tWHQX tOW Output Active after End of Write 3 ...

Page 8: ... cycle no STORE will take place 11 Industrial Grade Devices require 15 ms MAX NO Symbols Parameter STK17TA8 Units Notes Standard Alternate Min Max 22 tHRECALL Power up RECALL Duration 40 ms 9 23 tSTORE tHLHZ STORE Cycle Duration 12 5 ms 10 11 24 VSWITCH Low Voltage Trigger Level 2 65 V 25 VCCRISE VCC Rise Time 150 μS NOTE Read and Write cycles will be ignored during STORE RECALL and while VCC is b...

Page 9: ...Max Min Max 26 tAVAV tAVAV tRC STORE RECALL Initiation Cycle Time 25 45 ns 13 27 tAVEL tAVGL tAS Address Set up Time 0 0 ns 28 tELEH tGLGH tCW Clock Pulse Width 20 30 ns 29 tEHAX tGHAX Address Hold Time 1 1 ns 30 tRECALL tRECALL RECALL Duration 100 100 μs 26 26 27 28 29 23 30 26 26 27 28 29 23 30 Notes 12 The software sequence is clocked on the falling edge of E controlled READs or G controlled RE...

Page 10: ...1 Notes 14 On a hardware STORE initiation SRAM operation continues to be enabled for time tDELAY to allow READ WRITE cycles to compete 15 This is the amount of time that it takes to take action on a soft sequence command Vcc power must remain high to effectively register command 16 Commands like Store and Recall lock out I O until operation is complete which further increases this time See specifi...

Page 11: ...0x08FC0 Nonvolatile Store Output High Z ICC2 L H L 0x04E38 0x0B1C7 0x083E0 0x07C1F 0x0703F 0x04C63 Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall Output Data Output Data Output Data Output Data Output Data Output High Z Active 17 18 19 Notes 17 The six consecutive addresses must be in the order listed W must be high during all six consecutive cycles to enable a nonvolatile cy...

Page 12: ...p to perform a single STORE operation If the voltage on the VCC pin drops below VSWITCH the part automatically disconnects the VCAP pin from VCC A STORE operation is initiated with power provided by the VCAP capacitor Figure 14 shows the proper connection of the storage capacitor VCAP for automatic store operation Refer to the DC Electrical Characteristics on page 3 for the size of the capacitor T...

Page 13: ...he AutoStore function cannot be disabled on the STK17TA8 Best Practices nvSRAM products have been used effectively for over 15 years While ease of use is one of the product s main system values experience gained working with hundreds of applications has resulted in the following suggestions as best practices The nonvolatile cells in an nvSRAM are programmed on the test floor during final test and ...

Page 14: ... capacitor power source connect the capacitor to the VRTCcap pin and leave the VRTCbat pin unconnected Capacitor backup time values based on maximum current specs are shown below Nominal times are approximately three times longer A capacitor has the obvious advantage of being more reliable and not containing hazardous materials The capacitor is recharged every time the power is turned on so that r...

Page 15: ...ent real time clock register Using the match bits the alarm can occur as specifically as one particular second on one day of the month or as frequently as once per minute Note The product requires the match bit for seconds 1x1FFF2 D7 be set to 0 for proper operation of the Alarm Flag and Interrupt The alarm value should be initialized on power up by software since the alarm registers are not nonvo...

Page 16: ...wer monitor circuit When set to 0 only the PF flag is set High Low H L When set to a 1 the INT pin is active high and the driver mode is push pull The INT pin can drive high only when VCC VSWITCH When set to a 0 the INT pin is active low and the drive mode is open drain The active low open drain output is maintained even when power is lost Pulse Level P L When set to a 1 the INT pin is driven for ...

Page 17: ...s 00 99 0x1FFFE 0 0 0 10s Months Months Months 01 12 0x1FFFD 0 0 10s Day of Month Day of Month Day of Month 01 31 0x1FFFC 0 0 0 0 0 Day of Week Day of week 01 07 0x1FFFB 0 0 10s Hours Hours Hours 00 23 0x1FFFA 0 10s Minutes Minutes Minutes 00 59 0x1FFF9 0 10s Seconds Seconds Seconds 00 59 0x1FFF8 OSCEN 0 0 Cal Sign Calibration 00000 Calibration values 0x1FFF7 WDS WDW WDT Watchdog 0x1FFF6 WIE 0 AIE...

Page 18: ...r must assign meaning to the day value as the day is not integrated with the date 0x1FFFB Real Time Clock Hours D7 D6 D5 D4 D3 D2 D1 D0 0 0 10s Hours Hours Contains the BCD value of hours in 24 hour format Lower nibble contains the lower digit and operates from 0 to 9 upper nibble two bits contains the upper digit and operates from 0 to 2 The range for the register is 0 23 0x1FFFA Real Time Clock ...

Page 19: ...fects the AF flag PFIE Power Fail Enable When set to 1 a power failure drives the INT pin as well as setting the PF flag When set to 0 the power failure only sets the PF flag 0 Reserved For Future Used H L High Low When set to a 1 the INT pin is driven active high When set to 0 the INT pin is open drain active low P L Pulse Level When set to a 1 the INT pin is driven active determined by H L by an...

Page 20: ...register is read or on power up PF Power fail Flag This read only bit is set to 1 when power falls below the power fail threshold VSWITCH It is cleared to 0 when the Flags register is read or on power up OSCF Oscillator Fail Flag Set to 1 on power up only if the oscillator is enabled and not running in the first 5ms of operation This indicates that RTC backup power failed and clock value is no lon...

Page 21: ...erature STK17TA8 RF25 3V 128Kx8 AutoStore nvSRAM RTC SSOP48 300 25 Commercial STK17TA8 RF45 3V 128Kx8 AutoStore nvSRAM RTC SSOP48 300 45 Commercial STK17TA8 RF25TR 3V 128Kx8 AutoStore nvSRAM RTC SSOP48 300 25 Commercial STK17TA8 RF45TR 3V 128Kx8 AutoStore nvSRAM RTC SSOP48 300 45 Commercial STK17TA8 RF25I 3V 128Kx8 AutoStore nvSRAM RTC SSOP48 300 25 Industrial STK17TA8 RF45I 3V 128Kx8 AutoStore nv...

Page 22: ...STK17TA8 Document 001 52039 Rev Page 22 of 23 Package Diagrams Figure 17 48 Pin SSOP 51 85061 51 85061 C Feedback ...

Page 23: ...the applicable agreement Any reproduction modification translation compilation or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress Disclaimer CYPRESS MAKES NO WARRANTY OF ANY KIND EXPRESS OR IMPLIED WITH REGARD TO THIS MATERIAL INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICU...

Reviews: