
CY7C68053
Document # 001-06120 Rev *F
Page 27 of 39
9.4
Slave FIFO Asynchronous Read
SLRD
FLAGS
t
RDpwl
t
RDpwh
SLOE
t
XFLG
t
XFD
DATA
t
OEon
t
OEoff
N+1
N
Figure 9-3. Slave FIFO Asynchronous Read Timing Diagram
[17]
Note
20. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.
Table 9-5. Slave FIFO Asynchronous Read Parameters
[20]
Parameter
Description
Min.
Max.
Unit
t
RDpwl
SLRD Pulse Width LOW
50
ns
t
RDpwh
SLRD Pulse Width HIGH
50
ns
t
XFLG
SLRD to FLAGS Output Propagation Delay
70
ns
t
XFD
SLRD to FIFO Data Output Propagation Delay
15
ns
t
OEon
SLOE Turn-on to FIFO Data Valid
10.5
ns
t
OEoff
SLOE Turn-off to FIFO Data Hold
2.15
10.5
ns
[+] Feedback