Ultra37000 CPLD Family
Document #: 38-03007 Rev. *E
Page 27 of 64
CY37512
Typical 5.0V Power Consumption
(continued)
0
1 0 0
2 0 0
3 0 0
4 0 0
5 0 0
6 0 0
0
2 0
4 0
6 0
8 0
1 0 0
1 2 0
1 4 0
1 6 0
F re q u e n c y (M H z)
Icc (
m
A
)
L o w P o w e r
H ig h S p e e d
The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
V
CC
= 5.0V, T
A
= Room Temperature
Typical 3.3V Power Consumption
CY37032V
0
5
10
15
20
25
30
0
20
40
60
80
100
120
140
160
Frequency (M H z)
Icc (
m
A
)
Low Power
H igh Speed
The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.
V
CC
= 3.3V, T
A
= Room Temperature
[+] Feedback