Ultra37000 CPLD Family
Document #: 38-03007 Rev. *E
Page 11 of 64
Logic Block Diagrams
(continued)
CY37256/CY37256V
LOGIC
BLOCK
G
LOGIC
BLOCK
H
LOGIC
BLOCK
I
LOGIC
BLOCK
J
LOGIC
BLOCK
L
LOGIC
BLOCK
P
LOGIC
BLOCK
M
LOGIC
BLOCK
N
LOGIC
BLOCK
O
LOGIC
BLOCK
A
LOGIC
BLOCK
B
LOGIC
BLOCK
C
LOGIC
BLOCK
D
LOGIC
BLOCK
E
LOGIC
BLOCK
K
LOGIC
BLOCK
F
36
16
36
16
36
16
36
16
36
16
36
16
36
16
36
16
36
16
36
16
36
16
36
16
36
16
36
16
36
16
36
16
PIM
Input
Clock/
Input
12 I/Os
12 I/Os
12 I/Os
12 I/Os
12 I/Os
12 I/Os
12 I/Os
12 I/Os
12 I/Os
12 I/Os
12 I/Os
12 I/Os
12 I/Os
12 I/Os
12 I/Os
12 I/Os
I/O
0
−
I/O
11
I/O
12
−
I/O
23
I/O
24
−
I/O
35
I/O
36
−
I/O
47
I/O
48
−
I/O
59
I/O
60
−
I/O
71
I/O
72
−
I/O
83
I/O
84
−
I/O
95
I/O
180
−
I/O
191
I/O
168
−
I/O
179
I/O
156
−
I/O
167
I/O
144
−
I/O
155
I/O
132
−
I/O
143
I/O
120
−
I/O
131
I/O
108
−
I/O
119
I/O
96
−
I/O
107
4
4
4
96
96
TDI
TCK
TMS
TDO
JTAG Tap
Controller
1
[+] Feedback