Ultra37000 CPLD Family
Document #: 38-03007 Rev. *E
Page 22 of 64
Registered Input
Clock to Clock
Latched Input
Switching Waveforms
(continued)
t
IS
REGISTERED
INPUT
INPUT REGISTER
CLOCK
t
ICO
COMBINATORIAL
OUTPUT
t
IH
CLOCK
t
WL
t
WH
INPUT REGISTER
CLOCK
OUTPUT
REGISTER CLOCK
t
SCS
t
ICS
t
IS
LATCHED INPUT
LATCH ENABLE
t
ICO
COMBINATORIAL
OUTPUT
t
IH
t
PDL
t
WL
t
WH
LATCH ENABLE
[+] Feedback