CY7C1310BV18, CY7C1910BV18
CY7C1312BV18, CY7C1314BV18
Document #: 38-05619 Rev. *F
Page 24 of 29
Switching Waveforms
Figure 5. Read/Write/Deselect Sequence
[26, 27, 28]
K
1
2
3
4
5
8
10
6
7
K
RPS
WPS
A
D
READ
READ
WRITE
WRITE
WRITE
NOP
READ
WRITE
NOP
9
A0
tKH
tKHKH
tKL
tCYC
t
tHC
tSA tHA
tSD tHD
SC
t
tSA tHA
tSD tHD
A6
A5
A3
A4
A1
A2
D30
D50
D51
D61
D31
D11
D10
D60
Q
C
C
DON’T CARE
UNDEFINED
t
CQ
CQ
tKHCH
tCO
tKHCH
tCLZ
CHZ
tKH
tKL
Q00
Q01
Q20
tKHKH
tCYC
Q21
Q40
Q41
tCQD
tDOH
tCCQO
tCQOH
tCCQO
tCQOH
tCQDOH
Notes
26. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0+1.
27. Outputs are disabled (High-Z) one clock cycle after a NOP.
28. In this example, if address A0 = A1, then data Q00 = D10 and Q01 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.
[+] Feedback