background image

CY25822-2

Document #: 38-07531  Rev. **

Page 4 of 9 

Bytes 2 through 5: Reserved Registers

PWRDWN# (Power-down) Clarification

The PWRDWN# (Power-down) pin is used to shut off ALL
clocks prior to shutting off power to the device. PWRDWN# is
an asynchronous active LOW input. This signal is synchro-
nized internally to the device powering down the clock synthe-
sizer. PWRDWN# is an asynchronous function for powering up
the system. When PWRDWN# is low, all clocks are driven to
a LOW value and held there and the VCO and PLLs are also
powered down. All clocks are shut down in a synchronous
manner so has not to cause glitches while transitioning to the
low ‘stopped’ state. When PWRDWN# is deasserted the
clocks should remain stopped until the VCO is stable and
within specification (t

STABLE

). A stopped clock is either

tri-stated or driven low depending on the state of the tri-state
enable I

2

C register bit. CY25822 clocks that are stopped in the

driven state are driven low.

The CLKIN input must be on and within specified operating
parameters before PWRDWN# is asserted and it must remain
in this state while PWRDWN# is asserted. 

0

1

0

1

Down

2.0

0

1

1

0

Down

2.5

0

1

1

1

Down

3.0

1

0

0

0

Center

±0.3

1

0

0

1

Center

±0.4

1

0

1

0

Center

±0.5

1

0

1

1

Center

±0.6

1

1

0

0

Center

±0.8

1

1

0

1

Center

±1.0

1

1

1

0

Center

±1.25

1

1

1

1

Center

±1.5

Table 4. Spread Spectrum Select  (continued)

SS3

SS2

SS1

SS0

Spread Mode

Spread Amount%

Byte 1: Control Register

Bit

@Pup

Pin#

Name

Pin Description

7

1

5

REFEN

REFOUT enable
0 = disabled, 1 = enabled

6

1

5

REFSLEW

REFOUT edge rate control
0 = slow, 1 = nominal

5

0

Not Applicable

Reserved. 

4

0

Not Applicable

Reserved

3

1

4

CLKSLEW

CLKOUT edge rate control
0 = slow, 1 = nominal

2

1

4

CLKEN

CLKOUT enable
0 =disabled, 1 = enabled

1

0

Not Applicable

Reserved

0

0

Not Applicable

Reserved

Byte 6: Vendor/Revision ID Register

Bit

@Pup

Pin#

Name

Pin Description

7

0

Revision ID Bit 3

6

0

Revision ID Bit 2

5

0

Revision ID Bit 1

4

0

Revision ID Bit 0

3

1

Vendor ID Bit 3

2

0

Vendor ID Bit 2

1

0

Vendor ID Bit 1

0

0

Vendor ID Bit 0

[+] Feedback 

Summary of Contents for CY25822-2

Page 1: ...ter I2 C programmability 500 A power down current SpreadSpectrumforbest electromagnetic interference EMI reduction 8 pin SOIC package Block Diagram Pin Configuration 1 2 3 4 8 7 6 5 C LK IN V D D G N...

Page 2: ...is 11010100 D4h Pin Description Pin No Pin Name Pin Type Pin Description 1 CLKIN Input 48 MHz or 66 MHz Clock Input 2 VDD Power Power Supply for PLL and Outputs 3 GND Ground Ground for Outputs 4 CLKO...

Page 3: ...yte operation bits 6 0 of the command code represents the offset of the byte to be accessed 19 Acknowledge from slave 19 Acknowledge from slave 20 27 Data byte from master 8 bits 20 Repeat start 28 Ac...

Page 4: ...topped in the driven state are driven low The CLKIN input must be on and within specified operating parameters before PWRDWN is asserted and it must remain in this state while PWRDWN is asserted 0 1 0...

Page 5: ...shutdown clock is driven low ALL clocks need to be stopped in a predictable manner All clocks need to be shutdown without any glitches or other abnormal behavior while transitioning to a stopped stat...

Page 6: ...Single edge is required to be monotonic when transi tioning through this region CIN Input Pin Capacitance 5 pF COUT Output Pin Capacitance 6 pF LIN Pin Inductance 7 nH TA Ambient Temperature 0 70 C N...

Page 7: ...sured from 2 4V to 0 4V REFOUT and CLOCKOUT 0 5 1 5 ns Low Buffer Strength Refer to I2 C Control TCYC1 Cycle to Cycle Jitter REFOUT 500 ps SSCG is ON TCYC2 Cycle to Cycle Jitter CLOCKOUT 250 ps SSCG i...

Page 8: ...ay reasonably be expected to result in significant injury to the user The inclusion of Cypress Semiconductor products in life support systems application implies that the manufacturer assumes all risk...

Page 9: ...ev Page 9 of 9 Document History Page Document Title CY25822 2 CK SSC Spread Spectrum Clock Generator Document Number 38 07531 REV ECN NO Issue Date Orig of Change Description of Change 124462 03 19 03...

Reviews: