C
URTISS
-W
RIGHT
C
ONTROLS
E
MBEDDED
C
OMPUTING
814256 V
ERSION
2 F
EBRUARY
2006
A-9
Note:
V(I/O) can be 3.3 or 5v to allow this to go into any slot (3.3v, 5v, universal)
E
LECTRICAL
C
HARACTERISTICS
OF
J4 S
IGNALS
Table A.8 provides the electrical characteristics of the basecard J4 signals.
T
ABLE
A.7:
J4 Connector Pin Assignments
Pin No.
Row E
Row D
Row C
Row B
Row A
25
GPIO3
GPIO2
GND
GPIO1
GPIO0
24
GPIO7
GPIO6
GND
GPIO5
GPIO4
23
NC
-12V
GND
NC
12V
22
GND
GND
GND
GND
GND
21
ED0-TRX2-
ED0-TRX2+
GND
ED0-TRX0-
ED0-TRX0+
20
ED0-TRX3-
ED0-TRX3+
GND
ED0-TRX1-
ED0-TRX1+
19
GND
GND
GND
GND
GND
18
DD0-TRX2-
DD0-TRX2+
GND
DD0-TRX0-
DD0-TRX0+
17
DD0-TRX3-
DD0-TRX3+
GND
DD0-TRX1-
DD0-TRX1+
16
CD0-TRX2-
CD0-TRX2+
GND
CD0-TRX0-
CD0-TRX0+
15
CD0-TRX3-
CD0-TRX3+
GND
CD0-TRX1-
CD0-TRX1+
14
13
Key Area
12
11
XTMS
VIO
GND
JP_TCK
JP_TDI
10
XTDI
5V
GND
3.3V
JP_TRST
9
XTDO
GND
GND
JP_SRST
JP_TDO
8
XTCK
5V
GND
JP_QACK
JP_HRST
7
JTSEL
GND
GND
5V
JP_CKSTPIN
6
NC
GND
GND
JP_QREQ
JP_TMS
5
JPROC2
3.3V
GND
NC
JP_CKSTPO
4
JPROC0
3.3V
GND
5V
FL_WE
3
JPROC1
GND
GND
NC
FL_RDYBSY
2
GND
NC
GND
NC
BCFG0
1
F_ALTPROM
PBRST
GND
3.3V
BCFG1
T
ABLE
A.8:
J4 Connector Description
Signal Name
Direction
Basecard Signal Description
Electrical Characteristics
CDxx/DDxx/Eexx
Input/Output Gigabit Ethernet signals, comprised of Port C, Port D and
Port E differential pairs.
IEEE 802.3
JP_xx
Input/Output Processor COP signals/JTAG signals
LVTTL
XTxx
EPLD JTAG Chain signals. Use text from AV4 manual
GPIOx
Input/Output OBIC General Purpose I/O
LVTTL or Open Collector
JPROC[0:2]
Input
COP Target Processor Select
Ground or Open
JTSEL
PBRST
Input
Pushbutton Reset, Active Low
Ground or Open
F_ALTPROM
Input
FL_WE
Input
Flash Write enable signal. Reserved for furture use.
LVCMOS
FL_RDYBSY
Output
Flash Ready/Flash Busy signal. Reserved for future use.
LVCMOS
BCFG[1:0]
Input
Tied to SW[8:7]. SeeTable 2.5 on page 2-8 for details.
LVCMOS
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com