Copyright
©
2016
congatec
AG
TSSLm11.indd
99/132
Feature
Options
Description
4-Core Ratio Limit Override
0
(more values)
This limit is for 4 cores active. ‘0’ sets the factory-configured value.
Platform PL1 Enable
Disabled
Enabled
Enable or disable the platform Power Limit 1 (PL1) programming.
If this option is enabled, the PL1 is used by the processor to limit the average power of a given time window.
Platform PL2
Disabled
Enabled
Enable or disable the platform Power Limit 2 (PL2) programming.
If this option is disabled, the BIOS will program the default values for platform PL2.
CPU C States
Disabled
Enabled
Enable or disable CPU C states.
Enhanced C1 State
Disabled
Enabled
If this feature is enabled, the CPU will switch to minimum speed when all cores enter C-State.
C-State Auto Demotion
Disabled
C1
C3
C1 and C3
Configure C-State Auto Demotion.
C-State Un-demotion
Disabled
C1
C3
C1 and C3
Configure C-State Un-demotion.
Package C State Demotion
Disabled
Enabled
Configure C-State demotion.
Package C State Undemotion
Disabled
Enabled
Configure C-State Un-demotion.
CState Pre-Wake
Disabled
Enabled
Disable this feature to set bit 30 of POWER_CTL MSR(0x1FC) to 1, disabling the Cstate Pre-Wake.
Package C State Limit
C0/C1
C2
C3
C6
C7
C7s
C8
C9
C10
AUTO
Package C state limit.
CFG Lock
Disabled
Enabled
Configure MSR 0xE2[15], CFG lock bit.
►
Power Limit 3 Settings
Submenu
Power Limit 3 Override
Disabled
Enabled
Enable or disable power limit 3 override.
If this feature is disabled, BIOS will keep the default values for ‘Power Limit 3’ and ‘Power ‘Limit 3 Time’.
CPU Power Limit 3
0
(more values)
Set CPU power limit 3 value.
CPU Power Limit 3 Time
0
(more values)
Set time window in which the PowerLimit 3 is maintained.
