23
f O
SC
f O
SC
f D
PL
L
f TRM
f OSC
fDPLL fBRG fBRG/16 fRxCLK fTxCLK
f REC
f D
PL
L
f B
R
G
f B
R
G
f B
R
G
/1
6
f R
xC
LK
f R
xC
LK
f T
xC
LK
4
3a
7a
0b
3b
7b
2b
6b
1
5
0a
2a
6a
4
2a/b
3a
6a/b
7a
3b
7b
0a/b
1
5
Core
Transmitter
Receiver
CCR0
MCE=1
0
CCR4
MCK=0
1
0b
6a/b
7a/b
2a/b
3a/b
DPLL
16:1
BRG
Oscillator
Clock
Generator
(ICS307)
4:1
R
xD
R
xC
LK
Tx
C
LK
R
T+
R
T-
TT
+
TT
-
ST
+
ST
-
Board-specific register
Channel 1 - bits 8 & 9
Channel 2 - bits 10 & 11
Clocking Concept Block Diagram
Summary of Contents for FASTCOM ESCC-PCI-335
Page 3: ......
Page 5: ...REVISION NOTES REVISION PAGE NUMBER CHANGES MADE 1 0 All Created manual ...
Page 7: ......
Page 9: ...2 ...