![background image](http://html1.mh-extra.com/html/cis/vcc-5cxp3r/vcc-5cxp3r_product-specification-and-operational-manual_2608724028.webp)
VCC-5CXP3R
Rev. 905-0052-00
©2016 CIS Corporation. All rights reserved.
27
The output location of status information can be chosen from 4 locations, and the information shall be embedded
in 5pixels.
Effective Image
Top-Left
Top-Right
Bottom-Left
Bottm-Right
Pix0
Pix1
Pix2
Pix3
Pix4
The information of Index no, Loop count in Index, and Loop no. shall be output for each pixel as below.
2bit at LSB side shall always be “00” at 10bit image.
MSB LSB
pix0
“00”
Index no.
[3:0]
“0000”
“00”
pix1
“00”
Loop count[7:0]
“00”
pix2
“00”
“000000”
Loop count[9:8]
“00”
pix3
“00”
Loop no.[7:0]
“00”
pix4
“00”
“000000”
Loop no.[9:8]
“00”
Aegis Electronic Group, Inc.