CHAINTECH 6AJM2, Manual

Page: 31 / 54

User's Manual
26
3-3 Advanced Chipset Features
By choosing the Advanced Chipset Features option from the Standard CMOS
Features menu (Figure 3-1), the screen below is displayed. This sample screen
contains the manufacturer's default values for the mainboard.
All of the above settings have been determined by the mainboard manufacturer
and should not be changed unless you are absolutely sure of what you are
doing. Explanation of the DRAM timing and chipset features setup is lengthy,
highly technical and beyond the scope of this manual. Below are abbreviated
descriptions of the functions in this setup menu. You can look on the world
wide web for helpful chipset and RAM configuration information including
AWARD's web site at http://www.award.com.
A. BANK 0/1, 2/3 & 4/5 DRAM Timing
This item allows youto select the value in this field, depending on whether the
board has paged DRAM or EDO (Extended Data Output) DRAMs.
B. SDRAM Cycle Length
When synchronous DRAM is installed, the number of the clock cycles of CAS
latency depends on the DRAM timing. Do not reset this setting from the default
value specified by the system designer.
Figure 3-4 Chipset Features Setup Screen
Item Help
Menu Level
Bank 0/1 DRAM Timing
Bank 2/3 DRAM Timing
Bank 4/5 DRAM Timing
Bank 6/7 DRAM Timing
SDRAM Cycle Length
DRAM Clock
Memory Hole
Read Around write
Concurrency PCI/Host
System BIOS Cacheable
Video RAM Cacheable
AGP Aperture Size
AGP-2X Mode
Flash BIOS Protection
Hardware Reset Protect
CPU to PCI Write Buffer
PCI Dynamic Bursting
PCI Master 0 WS Write
PCI Delay Transaction
CMOS Setup Utility- Copyright (C) 1984-2000 Award Software
Advanced Chipset Features
Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:General Help
F5:Previous Values F6:Fail-Safe Defaults F7:Optimized Defaults
SDRAM 10ns
SDRAM 10ns
SDRAM 10ns
SDRAM 10ns
3
Host CLK
Disabled
Disabled
Disabled
Disabled
Disabled
64M
Enabled
Disabled
Disabled
Enabled
Enabled
Enabled
Enabled
6aja2m2-3.p65 2000/6/13, PM 03:34 26