Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. V977 16 Channel I/O Register (Status A)
27/08/2004
1
NPO:
Filename:
Number of pages: Page:
00118/01:V977X.MUTX/01
V977_REV1.DOC
21
17
4.8. Output set register
(Base a %000A read/write)
Each register’s bit corresponds to one channel. If one bit is set to 1, the corresponding
channel output is active, regardless the corresponding input connector’s and FLIP-
FLOPs’ Qs status.
15 14 13
12 11
10 9
8 7 6
5 4 3 2 1 0
OUTPUT SET
This register default content is 0x0000.
4.9. Output mask register
(Base a %000C read/write)
Each register’s bit corresponds to one channel. If one bit is set to 1, the relevant output is
“masked” and no output signal is produced regardless the FLIP FLOPs status. The output
signal can be produced anyway via the relevant bit in the OUTPUT SET register (see §
4.8).
15 14 13
12 11
10 9
8 7 6
5 4 3 2 1 0
OUTPUT MASK
This register default content is 0x0000: all channels outputs are enabled.
4.10. Interrupt mask
(Base a %000E read/write)
Each register’s bit corresponds to one channel, and it is “masked” as the corresponding
bit is set to 1. The interrupt request (whose level is set by the INTERRUPT LEVEL
register value) is produced when the OR of the channels non mascherati has a TRUE
status.
15 14 13
12 11
10 9
8 7 6
5 4 3 2 1 0
INTERRUPT MASK
This register default content is 0x0000: all channels are unmasked.
4.11. Output clear register
(Base a %0010 read/write)
A dummy write access to this register clears all the channels FLIP-FLOP.
