
Operation Manual
EL320.240-FA3 Display
Beneq Oy
Olarinluoma 9
Tel. +358 9 7599 530
VAT ID FI19563372
FI-02200 Espoo
Fax +358 9 7599 5310
www.beneq.com
Finland
www.lumineq.com
Date: February 13, 2017
Document number: ED000813B
Page | 11
3.5
Display interface
The display supports 5 video interface modes: SGD timing as used on the Beneq
EL320.240.36-HB (though with video data differences to denote colors) and the 4 AMLCD
timing modes used on Sharp and Kyocera QVGA color displays (though using only 2 bits of
red and green data). 4 bits of data per pixel are provided. The data is clocked to the display
with a video clock, VCLK. Frame and line synchronization is provided by the VS, HS, and (if
needed) DE signals.
Video mode detection is performed automatically. The display evaluates the timing of the
incoming video approximately every 25 ms and will shift “on the fly” between video modes as
required.
The internal display controller utilizes a frame buffer to provide the display with the
appropriate modulation on a line-by-line and frame-by-frame basis to implement the color
generation, including frame dithering algorithms. Thus, the input frame rate and the display
scan rate, in general, will not be the same and will not be synchronous.
EL320.240-FA3 Power vs. Percent of Pixels On, for All Three
Luminance Settings, Typical
0
1
2
3
4
5
6
7
8
9
10
0
20
40
60
80
100
Percentage of pixels turned on (yellow) per row
P
ow
e
r
C
on
s
um
pt
ion
,
w
a
tt
s
Max luminance, 325 Hz
Med luminance, 240 Hz
Min luminance, 180 Hz