361 Mainboard Series
361 Mainboard Series
Page
Page 32
32
PCI#2 Access #1 Retry
When disabled, PCI#2 will not be disconnected until access finishes (default). When enabled,
PCI#2 will be disconnected if max retries are attempted without success.
AGP Master 1 WS Write
When Enabled, writes to the AGP (Accelerated Graphics Port) are executed with one-wait
states.
AGP Master 1 WS Read
When Enabled, reads to the AGP (Accelerated Graphics Port) are executed with one-wait
states.
3
3
.6. Integrated Peripherals
.6. Integrated Peripherals
(The Integrated Peripherals menu is on
(The Integrated Peripherals menu is on
page 33
page 33
)
)
OnChip IDE Channel 0/1
The chipset contains a PCI IDE interface with support for two IDE channels. To activate the
primary IDE interface select Enabled. If you want to disable the onboard IDE 1 and/or 2, then
select Disabled and this interface will be deactivated.
IDE Prefetch Mode
The onboard IDE drive interfaces supports IDE pre-fetching for faster drive access. If you
install a primary and/or secondary add-in IDE interface which does not support pre-fetching
set this field to Disabled.
Primary/Secondary, Master/Slave PIO
The four IDE PIO (Programmed Input/Output) fields let you set a PIO mode (0-4) for each of
the four IDE devices that the onboard IDE interface supports. Modes 0 through 4 provide suc-
cessively increased performance. In Auto mode, the system automatically determines the best
mode for each device.
Primary/Secondary, Master/Slave UDMA
Ultra DMA/66 implementation is possible only if your IDE hard drive supports it and the oper-
ating environment includes a DMA driver (Windows 98 OSR2 or a third-party IDE bus master
driver). If your hard drive and your system software both support Ultra DMA/66, select Auto
to enable BIOS support
.
Init Display First
This field allows you to choose to activate the VGA PCI Slot first or the AGP slot first.
Managing The PC BIOS
Managing The PC BIOS
PC BIOSPC BIOS
VIA_361_Manual_030701_Re...
page 32
Wednesday, July 11, 2001 13:37
Composite
